



## FM01 Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA, and IEEE CEDA

### Agenda

Time	Label	Session
18:00	FM01	<b>Reception &amp; PhD Forum, hosted by EDAA, ACM SIGDA, and IEEE CEDA</b> <b>Chair:</b> Cecilia Metra, Università di Bologna, IT
18:00	FM01-1	<b>An Optimization-Based Methodology for the Exploration of Cyber-Physical System Architectures</b> Dmitrii Kirov, University of Trento, IT <p>In this thesis, we address the design space exploration of cyber-physical system architectures to select correct-by-construction configuration and interconnection of system components taken from pre-defined libraries. We formulate the exploration problem as a mapping problem and use optimization to solve it by searching for a minimum cost architecture that meets system requirements. Using a graph-based representation of a system architecture, we define a set of generic mixed integer linear constraints over graph vertices, edges and paths, and use these constraints to instantiate a variety of design requirements (e.g., interconnection, flow, workload, timing, reliability, routing). We implement a comprehensive toolbox that supports all steps of the proposed methodology. It provides a pattern-based formal language to facilitate requirements specification and a set of scalable algorithms for encoding and solving exploration problems. We prove our concepts on a set of case studies for different cyber-physical system domains, such as electrical power distribution networks, reconfigurable industrial production lines and wireless sensor networks.</p>
18:00	FM01-2	<b>Resilient Energy-Constrained Microprocessor Architectures</b> Anteneh Gebregiorgis and Mehdi Tahoori, Karlsruhe Institute of Technology, DE <p>The goal of this thesis is to improve the resiliency and energy-efficiency of energy-constrained pipelined microprocessors by using cost effective cross-layer solutions. This thesis presents different architectural level solutions for logic and memory components of a processor addressing the three main NTC challenges, namely, increase in vulnerability to parametric variation, higher memory failure rate and performance uncertainties. Additionally, this thesis demonstrates how to exploit emerging computing paradigms such as approximate computing to improve the energy-efficiency of NTC designs.</p>
18:00	FM01-3	<b>Verified Model Refactorings for Hybrid Control Systems</b> Sebastian Schlesinger, Technische Universität Berlin, DE <p>I am Sebastian Schlesinger, PhD student in the team of Sabine Glesner, department Software and Embedded Systems Engineering, Technische Universität Berlin. I am in the final stage of my PhD Thesis. I plan to finish it by end of this year. I have uploaded one pdf containing two papers: 1) the extended abstract for my PhD Thesis at the top of the file, and 2) a published paper from the CyPhyWorkshop (<a href="http://2016.cyphy.org">http://2016.cyphy.org</a> [1]). The paper is also publicly available at <a href="https://link.springer.com/chapter/10.1007/978-3-319-51738-4_6My">https://link.springer.com/chapter/10.1007/978-3-319-51738-4_6My</a> [2] profile containing all information regarding my team and publication records available at <a href="http://www.sese.tu-berlin.de/menue/organization/team/sebastian_schlesing...">http://www.sese.tu-berlin.de/menue/organization/team/sebastian_schlesing...</a> [3] meter/en/The problem statement of my thesis, also to be found in the extended abstract, is as follows: The ever growing complexity in modern embedded systems requires to incorporate increasingly many functions into a single system. Model Driven Engineering (MDE) is a well-established technique for the development of such complex embedded systems. Refactoring is a common technique to reduce the complexity and establish compliance with industrial MDE guidelines via model transformations. However, model refactorings are often performed manually or partially automatically via tools without guarantee of correctness. Such refactorings therefore bear the risk of introducing unwanted or even erroneous behaviour. This is critical, especially in safety-critical applications, where an error may cause enormous costs or even endanger human lives. To overcome this problem, I present an approach to guarantee behavioural equivalence of graph-based hybrid control systems.</p>
18:00	FM01-4	<b>Exact Design of Digital Microfluidic Biochips</b> Oliver Keszocze, University of Bremen, DE <p>Many biological or medical experiments today are conducted manually by highly trained experts, usually requiring a large laboratory and a lot of equipment. Therefore, these experiments are expensive, do not allow for a high throughput, and are error-prone, due to humans being involved. Digital Microfluidic Biochips (DMFBs) promise to automate and miniaturize the equipment while, at the same time, reducing the consumption of materials and increasing the throughput. The thesis deals with the design problem for digital microfluidic biochips with a special focus on minimal solutions. For this, optimal solutions for individual steps in the design flow for DMFBs are developed. As even optimal solutions to these steps do not guarantee an optimal overall solution, a holistic one-pass solution is presented that combines all individual design steps in a single approach.</p>
18:00	FM01-5	<b>A Functional Safety Approach for Cyber-Physical Systems</b> Enrico Fraccaroli, Università degli Studi di Verona, IT <p>Nowadays, complicated devices comprising analog, digital and communication aspects are largely used in safety-critical domains, such as automotive, aerospace, health-care, industry and railway. Functional safety assessment of such devices and ensuring their dependability are becoming sophisticated and critical tasks. An effective and reliable approach which allows achieving the desired safety integrity level is needed, primarily to reduce time-to-market. The objective of this thesis is a novel methodology for the functional safety assessment for heterogeneous systems, namely Cyber-Physical Systems. The flow starts from a mixed platform comprising digital and analog models. Automatic manipulation steps transform it into an efficient homogeneous system-level description and also injects state-of-art and user-defined fault models. Then, the homogeneous description is integrated into a network infrastructure, and the communication aspects are subject to fault injection. Finally, the entire platform is used to perform an extensive fault campaign and to evaluate different fault metrics. The proposed approach has been implemented and applied to a complete case study to evaluate its performances.</p>
18:00	FM01-6	<b>Research on Accuracy-Configurable Architecture for Applications and Systems</b> Tongxin Yang, Fukuoka University, JP <p>Many applications, such as image signal processing, has an inherent tolerance for insignificant inaccuracies. Adders and Multipliers are key arithmetic functions for many error-tolerant applications. Approximate computing is considered an efficient technique to trade off energy relative to performance and accuracy. Firstly, I proposed an approximate tree compressor (ATC) for multipliers. The proposed compressor halves the height of the partial product tree and generates a vector to recover accuracy. I also proposed a Carry-Maskable Adder (CMA). The proposed adder whose accuracy can be configured at runtime. To the best of our knowledge, this is the first work that achieves accuracy-configurable adder without multiplexers which select approximate and accurate sums. Then I proposed a low-power high-speed accuracy-controllable approximate multiplier by employing the ATC and the CMA. Compared with a conventional Wallace tree multiplier, the proposed multiplier reduced power consumption by between 47.3% and 56.2% and critical path delay by between 29.9% and 60.5%, depending on the required accuracy. Its silicon area was also 44.6% smaller. In addition, results from an image processing application demonstrate that the quality of the processed images can be controlled by the proposed multiplier design.</p>

18:00 FM01- **Social Insect-inspired Adaptive Hardware Systems**  
7 Matthew Rowlings, Andy Tyrrell and Martin Albrecht Trefzer, University of York, GB

Please find attached my extended abstract describing my PhD research for submission to the DATE PhD forum. Also attached is a paper I have had published in the proceedings for the IEEE CEC 2016 conference, DOI:10.1109/CEC.2016.7743887. Regards Matthew Rowlings m589@york.ac.uk

18:00 FM01- **Power Modeling for Fast Power Estimation on FPGA**  
8 Yehya Nasser, Jean-Christophe Prevotet and Maryline Helard, Institut national des sciences appliquées de Rennes (INSA) Rennes-IETR, FR

The existing tools like Matlab and Labview are working at algorithmic level, then they are powerful enough to evaluate the functionality of a system then the performance. Making the gap narrower between the tools working at high-level of abstraction and the tools working at transistor level to evaluate the power consumption is a novel idea to make the design exploration easier for the system designers without the need to go deep into the hardware details which is a time-consuming process. As demonstrated, the optimization at algorithmic level is the more efficient and practical way to achieve a maximum power-efficient communication systems.

18:00 FM01- **Machine Learning Approaches for Hardware Reliability Modelling and Mitigation**  
9 Arunkumar Vijayan and Mehdi Tahoori, Karlsruhe Institute of Technology, DE

With technology scaling advancement, a host of vulnerabilities affect the resiliency of VLSI circuits. Each chip is born with a unique personality due to process variations and grows uniquely due to operating conditions, workload and environment. Hence, design-time solutions and guard-bands for resilience and reliability, based on deterministic models, are no longer sufficient for integrated circuits (ICs) fabricated at nanoscale technology nodes. There is a need for runtime analysis of the state of a system and adoption of appropriate mitigation actions to ensure resiliency. Moreover, the complexity of reliability issues makes simple resiliency modelling and mitigation very complicated and inefficient. This complexity arises from various sources spanning from technology, device, circuit and architecture design and fabrication parameters on the one hand and the runtime workload and environment on the other hand. This is the motivation to explore machine learning and runtime methods to deal with such complexities. Modern systems incorporate a range of sensors and monitors (e.g., razor flip-flops, critical path monitors (CPM)) to track the impact of several reliability mechanisms on the functionality and performance of a circuit. These reliability mechanisms include aging due to Bias Temperature Instability (BTI), supply voltage fluctuations etc. In addition, additional hardware is added in the form of redundant units or error correction units in order to tackle the impact of radiation-induced soft errors. With these sensor data available online, suitable adaptation policies can be triggered on-the-fly that can help in resilient operation of a system. However, the fundamental problem of the above method lies in the fact that these sensors monitor the effect (e.g., path delay increase due to BTI) of a reliability phenomenon rather than its cause (nature of workload). Hence, the adaptation policies can only be triggered after a measurable degradation occurs on the circuit. Thesis Objective: The objective of this thesis is to enable runtime predictions on different reliability mechanisms by exploiting machine learning techniques for workload compaction and representation. Different learning methods are used to identify low cost workload observables and to build prediction models that correlate the workload observables with reliability metrics. In this thesis, we devise machine learning techniques to model, monitor and mitigate various reliability effects spanning from imperfections in device fabrication, design issues, and impact of runtime workload and environment. We target early runtime prediction of the impact of a workload phase on resilient operation of a circuit. This information about the impact of a workload phase can guide proper mitigation actions proactively such as relaxation of aging stressor tackling vulnerability of a circuit to soft errors. In this regard, these learning techniques can be used to correlate workload patterns to corresponding impact on system reliability under aging and soft errors. We propose a methodology to monitor hardware units online and predict reliability metric values on-the-fly based on prediction models constructed offline. Our technique involves workload analysis to extract hidden information that reveals relationship with reliability and vulnerability metrics such as architectural vulnerability factor and circuit path delay increase. The workload data is analyzed in the logic level to maximize the information content. However, this increases the complexity of analysis and hence, we deploy domain-specific feature selection and feature engineering techniques to capture important features of a workload segment. In this regard, suitable workload observables are identified offline using correlation analysis and feature elimination techniques. A prediction model is built offline to correlate the workload observable with the reliability metric under consideration. Low cost hardware monitors are proposed to track the workload observables online and the monitoring information is fed to software predictors to make early predictions on the reliability metric.

18:00 FM01- **Multi-formalism in Different Levels of Abstraction for Requirements Engineering and Design of Real-Time Systems**  
10 Fabiola Ribeiro<sup>1</sup>, Achim Rettberg<sup>2</sup>, Carlos E. Pereira<sup>3</sup> and Michel dos Santos Soares<sup>4</sup>

<sup>1</sup>Universidade Federal de Uberlândia, BR; <sup>2</sup>Carl von Ossietzky Universität Oldenburg, DE; <sup>3</sup>Universidade Federal do Rio Grande do Sul, BR; <sup>4</sup>Federal University of Sergipe, BR

This research presents a new methodology which is grounded in the well-recognized profiles SysML and MARTE to the RTES development. The methodology details a set of guidelines and a standardized process to the Requirement Engineering, System Design and Architectural Views in the RTES domain through the SysML and MARTE profile adoption. The proposed methodology supports the requirements analysis, specification and documentation of requirements, requirements consistency check, and also contributes to the architectural system definition. The present research has been applied in the requirement engineering and architectural design study case in the real-time and embedded control systems domain. SysML and MARTE compose a modelling proposal which is suitable to the representation of functional and non-functional requirements that allows to strengthen the activities of specification, analysis and design of systems. As contributions of this research, it can be highlighted the elaboration of a methodology able to represent not only software, but also the hardware components and their embedded controls. Furthermore, it can be also stressed the description of a fairly simple methodology for analysis, specification and modelling of complex systems at different levels of abstraction. Thus, system designers do not need to have knowledge of different modelling tools for the Requirements Specification process. Finally, this methodology uses specific diagrams which are suitable to requirements and design description that are enriched with stereotypes of MARTE, a profile known for the purpose of modelling real-time and embedded systems. In this context, our approach can improve the description and understanding of the system by allowing the use of different abstraction levels in a specification and design process.

18:00 FM01- **Early Evaluation of Multicore Systems Soft Error Reliability Using Virtual Platforms**  
11 Felipe Rocha da Rosa, UFRGS, BR

The increasing computing capacity of multicore components like processors and graphics processing unit (GPUs) offer new opportunities for embedded and high-performance computing (HPC) domains. The progressively growing computing capacity of multicore-based systems enables to efficiently perform complex application workloads at a lower power consumption compared to traditional single-core solutions. Such efficiency and the ever-increasing complexity of application workloads encourage industry to integrate more and more computing components into the same system. The number of computing components employed in large-scale HPC systems already exceeds a million cores, while 1000-cores on-chip platforms are available in the embedded community. Beyond the massive number of cores, the increasing computing capacity, as well as the number of internal memory cells (e.g., registers, internal memory) inherent to emerging processor architectures, is making large-scale systems more vulnerable to both hard and soft errors. Moreover, to meet emerging performance and power requirements, the underlying processors usually run in aggressive clock frequencies and multiple voltage domains, increasing their susceptibility to soft errors, such as the ones caused by radiation effects. The occurrence of soft errors or Single Event Effects (SEEs) may cause critical failures on system behavior, which may lead to financial or human life losses. While a rate of 280 soft errors per day has been observed during the flight of a spacecraft, electronic computing systems working at ground level are expected to experience at least one soft error per day in near future. The increased susceptibility of multicore systems to SEEs necessarily calls for novel cost-effective tools to assess the soft error resilience of underlying multicore components with complex software stacks (operating system-OS, drivers) early in the design phase. The primary goal addressed by this Thesis is to describe the proposal and development of a fault injection framework using a state-of-the-art virtual platform, propose set of novel fault injection techniques to direct the fault campaigns according to with the software stack characteristics, and an extensive framework validation with over a million of simulation hours. The second goal of this Thesis (ongoing and future work) is to set the foundations for a new discipline in soft error reliability management for emerging multi-/many-core systems. It will identify and propose techniques that can be used to provide different levels of reliability on the application workload and criticality. Third and future work include software and hardware self-aware mitigation system.

18:00 FM01- **Spintronic memory towards Secure and Energy-Efficient Computing**  
12 Anirudh Iyengar and Swaroop Ghosh, Pennsylvania State University, US

With the advent of Internet-of-Things (IoTs) two important challenges namely: security and energy efficiency are of critical importance. Emerging memory technologies such as spintronic memory, have the potential to address both these issues. In this work we exploit low-leakage and high-entropy characteristics of spintronic memory i.e. Domain Wall Memory (DWM) and SpinTransfer Torque-RAM (STT-RAM) for energy efficient computing and hardware security. We propose two flavors of Physically Unclonable Functions (PUFs) using DWM and also provide solutions to address data privacy issues in STTRAM caches. Apart from this, we have investigated various circuit and architecture level solutions to improve robustness and reliability of STTRAM. Additionally, two flavors of state retentive flip flops with an instant-ON (ION) capability have been realized using a MTJ-based solution.

18:00 FM01- **Energy-Efficient and Reliable Computing in Dark Silicon Era**  
13 Mohammad-Hashem Haghbayan, University of Turku, FI

The submission contains an abstract regarding my PhD thesis. The following is an overview of this manuscript: Dark silicon denotes the phenomenon that, due to thermal and power constraints, the fraction of transistors that can operate at full frequency is decreasing in each technology generation. Furthermore, from another perspective, by increasing the number of transistors on the area of a single chip and susceptibility to internal defects alongside aging phenomena, which also is exacerbated by high chip thermal density, monitoring and managing the chip reliability before and after its activation is becoming a necessity. The proposed approaches and experimental investigations in this thesis focus on two main tracks: 1) power awareness and 2) reliability awareness in dark silicon era, where later these two tracks will combine together.

---

**Source URL:** <https://past.date-conference.com/date18/conference/fringe-meeting-fm01>

**Links:**

[1] <http://2016.cyphy.org>

[2] [https://link.springer.com/chapter/10.1007/978-3-319-51738-4\\_6](https://link.springer.com/chapter/10.1007/978-3-319-51738-4_6)

[3] [http://www.sese.tu-berlin.de/menue/organization/team/sebastian\\_schlesinger/para](http://www.sese.tu-berlin.de/menue/organization/team/sebastian_schlesinger/para)