Home

PLD/FPGA

Printer-friendly version PDF version

Carlo Galuzzi

You are not authorized to view this user profile.

  • Share this

Sheldon Tan, University of California at Riverside, US

You are not authorized to view this user profile.

  • Share this

Kim Grüttner, OFFIS - Institut für Informatik, DE

You are not authorized to view this user profile.

  • Share this

Jean Luc Danger, Télécom ParisTech, FR

You are not authorized to view this user profile.

  • Share this

Paulo Flores, , PT

You are not authorized to view this user profile.

  • Share this

Slobodan Lukovic

Personal information
First name: 
Slobodan
Family name: 
Lukovic
Company: 
Univeristy of Lugano/ALaRI

 

Publications

The user has not yet uploaded any publications to the DATE web portal.

 

Technical White Papers

The user has not yet uploaded any technical white paper to the DATE web portal.

 

  • Share this

Andre Reis, UFRGS, BR

Personal information
First name: 
Andre
Family name: 
Reis
Company: 
UFRGS - Brazil
My Design Area(s)
Others: 
Hardware Physical Design, Patents

 

Publications

The user has not yet uploaded any publications to the DATE web portal.

 

Technical White Papers

The user has not yet uploaded any technical white paper to the DATE web portal.

 

  • Share this

Edward Stott

You are not authorized to view this user profile.

  • Share this

Klaus McDonald-Maier

You are not authorized to view this user profile.

  • Share this

Jorge Hernan Meza Escobar

You are not authorized to view this user profile.

  • Share this

Joerg Sachsse

You are not authorized to view this user profile.

  • Share this

Anupam Chattopadhyay

You are not authorized to view this user profile.

  • Share this

Heinz-Dietrich Wuttke

You are not authorized to view this user profile.

  • Share this

Robin Cressent

You are not authorized to view this user profile.

  • Share this

Eric MARTIN, Universite de Bretagne Sud, FR

You are not authorized to view this user profile.

  • Share this

Alfred Crouch

Personal information
First name: 
Alfred
Family name: 
Crouch
Company: 
ASSET-Intertech
My Product Application(s)
Others: 
Test Equipment (ATE, Board, Wafer Probe) and Software
My Design Area(s)
Others: 
Test-Debug Architecture Design (DFT, DFD, DFY)
My Design Flow(s)
Others: 
3D SIP, Stacked-Die, Known-Good-Die, MCM
My hardware and software IP demand(s)
Others: 
FPGA Embedded Instrumentation (Firmware)

 

Publications

The user has not yet uploaded any publications to the DATE web portal.

 

Technical White Papers

The user has not yet uploaded any technical white paper to the DATE web portal.

 

  • Share this

Dimin Niu

You are not authorized to view this user profile.

  • Share this

Bart Kienhuis, Compaan Design BV, NL

You are not authorized to view this user profile.

  • Share this

Dimitris Gizopoulos

You are not authorized to view this user profile.

  • Share this

sheng yang

You are not authorized to view this user profile.

  • Share this
Syndicate content
< Return to last page