Hardware Benchmarking of Round 2 Candidates in the NIST Lightweight Cryptography Standardization Process
Kamyar Mohajerania, Richard Haeusslerb, Rishub Nagpalc, Farnoud Farahmandd, Abubakr Abdulgadire, Jens-Peter Kapsf and Kris Gajg
Department of Electrical and Computer Engineering George Mason University Fairfax, VA, U.S.A
ammohajer@gmu.edu
brhaeussl@gmu.edu
crnagpal2@gmu.edu
dffarahma@gmu.edu
eaabdulga@gmu.edu
fjkaps@gmu.edu
gkgaj@gmu.edu
ABSTRACT
Twenty five Round 2 candidates in the NIST Lightweight Cryptography (LWC) process have been implemented in hardware by groups from all over the world. All implementations compliant with the LWC Hardware API, proposed in 2021, have been submitted for hardware benchmarking to George Mason University’s LWC benchmarking team. The received submissions were first verified for correct functionality and compliance with the hardware API’s specification. Then, the execution times in clock cycles, as a function of input sizes, have been determined using behavioral simulation. The compatibility of all implementations with FPGA toolsets from three major vendors, Xilinx, Intel, and Lattice Semiconductor was verified. Optimized values of the maximum clock frequency and resource utilization metrics, such as the number of look-up tables (LUTs) and flip-flops (FFs), were obtained by running optimization tools, such as Minerva, ATHENa, and Xeda. The raw post-place and route results were then converted into values of the corresponding throughputs for long, medium-size, and short inputs. The results were presented in the form of easy to interpret graphs and tables, demonstrating the relative performance of all investigated algorithms. An effort was made to make the entire process as transparent as possible and results easily reproducible by other groups.
Keywords: Lightweight Cryptography, Authenticated Ciphers, Hash Functions, Hardware, Fpga, Benchmarking.
