A Model-based Design Flow for Asynchronous Implementations from Synchronous Specifications
Yu Bai1, Omair Rafique2,a and Klaus Schneider2,b
1Hebei University of Science annd Technology Shijiazhuang, China
baiyu@hebust.edu.cn
2Department of Computer Science, University of Kaiserslautern, Germany
arafique@cs.uni-kl.de
bschneider@cs.uni-kl.de
ABSTRACT
The synthesis of distributed embedded systems from dataflow models like Kahn Process Networks (KPN) has to deal with particular problems like absence of deadlocks and buffer overflows. However, the verification of the absence of these problems for a KPN model is in general not decidable. Starting with synchronous models, desynchronization avoids such design difficulties by generating sound dataflow networks by correctness of construction. In this paper, we present a design flow following such an approach. Our design flow differs from previous work in the following aspects: The synchronous models are specified by an imperative synchronous language and are therefore better suited for control-intensive applications. Verification of desynchronization criteria is carried out efficiently with the help of model checking and SAT-solving, ensuring the compliance of the functional behavior. Qualified code is translated automatically into the KPN model. Finally, the KPN model is automatically synthesized to the open computing language (OpenCL) based implementation which is platform independent and can be executed on various commercial off-the-shelf target platforms.
