Logic Optimization with Considering Boolean Relations
Tung‐Yuan Lee1, Chia‐Cheng Wu1, Chia‐Chun Lin1, Yung‐Chih Chen2 and Chun‐Yao Wang1
1National Tsing Hua University, Hsincu, Taiwan, R.O.C.
2Yuan Ze University, Chungli, Taiwan, R.O.C.
ABSTRACT
Boolean Relation (BR) is a many‐to‐many mapping
between two domains. Logic optimization considering BR can
exploit the potential flexibility existed in logic networks to minimize
the circuits. In this paper, we present a logic optimization
approach considering BR. The approach identifies a proper
sub‐circuit and locally changes its functionality by solving the
corresponding BR in the sub‐circuit without altering the overall
functionality of the circuit. We conducted experiments on a
set of MCNC benchmarks that cannot be further optimized
by