Hybrid Digital-Digital In-Memory Computing
Muhammad Rashedul Haq Rashed1,a, Sumit Kumar Jha2 Fan Yao1,band Rickard Ewetz1,c
1Department of Electrical and Computer Engineering, University of Central Florida, Orlando, USA
arashed09@knights.ucf.edu
bfan.yao@ucf.edu
crickard.ewetz@ucf.edu
2Department of Computer Science, University of Texas at San Antonio, San Antonio, USA
sumit.jha@utsa.edu
ABSTRACT
In-memory computing (IMC) using emerging nonvolatile memory promises exascale computing capabilities for a number of data-intensive workloads. The state-of-the-art solution to accelerating high assurance applications is based on digital inmemory computing. Digital in-memory computing can be WRITEbased or READ-based, i.e., logic is evaluated while switching or without switching the state of the non-volatile resistive devices. All prominent studies for accelerating matrix-vector multiplication (MVM) based applications utilize a single digital logic style. However, we observe that WRITE-based and READ-based digital in-memory computing are advantageous for dense and sparse matrices, respectively. In this paper, we propose a new computing paradigm called hybrid digital-digital in-memory computing paradigm. The paper also introduces automated synthesis tool for mapping computation to a hybrid architecture. The key idea is to first decompose the matrix into dense and sparse blocks. Next, bit-slicing is used to further decompose the dense blocks into sparse and dense parts. The dense (sparse) blocks are mapped to WRITE-based (READ-based) digital in-memory accelerators. The proposed paradigm is evaluated using 12 applications from various domains. Compared with WRITE-based IMC, the hybrid digital-digital paradigm improves energy and speed with 13X and 20X at the expense of increasing the area with 151X. Compared with READ-based IMC, the hybrid paradigms improves energy, speed, and area with 264X, 198X, and 2996X, respectively.
