Saving Power by Converting Flip-Flop to 3-Phase Latch-Based Designs
Huimei Chenga, Xi Lib, Yichen Guc and Peter A. Beereld
Ming Hsieh Department of Electrical and Computer Engineering University of Southern California, Los Angeles, CA
ahuimeich@usc.edu
bxli497@usc.edu
cyichengu@usc.edu
dpabeerel@usc.edu
ABSTRACT
Latches are smaller and lower power than flipflops (FFs) and are typically used in a time-borrowing masterslave configuration. This paper presents an automatic flow for converting arbitrarily-complex single-clock-domain FF-based RTL designs to efficient 3-phase latch-based designs with reduced number of required latches, saving both register and clock-tree power. Post place-and-route results demonstrate that our 3-phase latch-based designs save an average of 15.5% and 18.5% power on a variety of ISCAS, CEP, and CPU benchmark circuits, compared to their more traditional FF and master-slave based alternatives.
