An Approximate Multiplane Network-on-Chip
Ling Wang1,2,a, Yadong Wang1,b and Xiaohang Wang1,2,c
1Harbin Institute of Technology
aling.wang@hit.edu.cn
2South China University of Technology
bydwang@hit.edu.cn
cxiaohangwang@scut.edu.cn
ABSTRACT
The increasing communication demands in chip multiprocessors (CMPs) and many error-tolerant applications are driving the approximate design of the network-on-chip (NoC) for power-efficient packet delivery. However, current approximate NoC designs achieve improvements in network performance or dynamic power savings at the cost of additional circuit design and increased area overhead. In this paper, we propose a novel approximate multiplane NoC (AMNoC) that provides low-latency transfer for latency-sensitive packets and minimizes the power consumption of approximable packets through a lossy bufferless subnetwork. The AMNoC also includes a regular buffered subnetwork to guarantee the lossless delivery of nonapproximable packets. Evaluations show that, compared with a single-plane buffered NoC, the AMNoC reduces the average latency by 41.9%.In addition, the AMNoC achieves 48.6% and 53.4% savings in power consumption and area overhead, respectively.
