|
doi: 10.3850/978-3-9815370-4-8_0087
Timing Verification for Adaptive Integrated Circuits
Rohit Kumar1,a, Bing Li2,d, Yiren Shen1,b, Ulf Schlichtmann2,e and Jiang Hu1,c
1Department of Electrical and Computer Engineering, Texas A&M University, USA.
arohit0513@gmail.com
bb.li@tum.de
cjianghu@tamu.edu
2Institute for Electronic Design Automation, Technische Universität München, Germany.
dseason tamu@tamu.edu
eulf.schlichtmann@tum.de
ABSTRACT
An adaptive circuit can perform built-in selfdetection of timing variations and accordingly adjust itself to avoid timing violations. Compared with conventional over-design approach, adaptive circuit design is conceptually advantageous in terms of power-efficiency. Although the advantage has been witnessed in numerous previous works including test chips, adaptive design is far from being widely used in practice. A key reason is the lack of corresponding timing verification support. We develop new timing analysis techniques to fill this void. A main challenge is the large runtime complexity due to numerous adaptivity configurations. We propose several pruning and reduction techniques and apply them in conjunction with statistical static timing analysis (SSTA). The proposed method is validated on benchmark circuits including the recent ISPD’13 suite, which has circuit as large as 150K gates. The results show that our method can achieve orders of magnitude speedup over Monte Carlo simulation with about the same accuracy. It is also several times faster than an exhaustive application of SSTA.
Full Text (PDF)
|