Design and Implementation of a Fair Credit-Based Bandwidth Sharing Scheme for Buses
Mladen Slijepcevic1,2, Carles Hernandez2, Jaume Abella2 and Francisco J. Cazorla2,3
1Universitat Politecnica de Catalunya (UPC), Spain
2Barcelona Supercomputing Center (BSC), Spain
3Spanish National Research Council (IIIA-CSIC), Spain
ABSTRACT
Fair arbitration in the access to hardware shared resources is fundamental to obtain low worst-case execution time (WCET) estimates in the context of critical real-time systems, for which performance guarantees are essential. Several hardware mechanisms exist for managing arbitration in those resources (buses, memory controllers, etc.). They typically attain fairness in terms of the number of slots each contender (e.g., core) gets granted access to the shared resource. However, those policies may lead to unfair bandwidth allocations for workloads with contenders issuing short requests and contenders issuing long requests. We propose a Credit-Based Arbitration (CBA) mechanism that achieves fairness in the cycles each core is granted access to the resource rather than in the number of granted slots. Furthermore, we implement CBA as part of a LEON3 4-core processor for the Space domain in an FPGA proving the feasibility and good performance characteristics of the design by comparing it against other arbitration schemes.
