MINIME-Validator: Validating Hardware with Synthetic Parallel Testcases
Alper Sen1,a, Etem Deniz1,b and Brian Kahne2
1Department of Computer Engineering, Bogazici University, Istanbul, Turkey.
aalper.sen@boun.edu.tr
betem.deniz@boun.edu.tr
2NXP Semiconductors, Austin, TX, USA.
brian.kahne@nxp.com
ABSTRACT
Programming of multicore architectures with large number of cores is a huge burden on the programmer. Parallel patterns ease this burden by presenting the developer with a set of predefined programming patterns that implement best practices in parallel programming. Since the behavior of patterns is well-known and understood they can also lower the burden for verification. In this work, we present a toolset, MINIMEValidator, for generating synthetic parallel testcases from a newly defined Parallel Pattern Markup Language (PPML) that uses the concept of parallel patterns. Our testcases mimic the behavior of real customer applications while being much smaller and can be used to generate traffic and validate e.g. inter-processor communication architectures. Experiments show that synthetic testcases can be used for finding representative hardware communication problems. To the best of our knowledge, this is the first time synthetic testcases using parallel programming patterns are used for hardware validation.
