3.3 Addressing Process and Delay Variation in High-Level Synthesis