2.8 Beyond CMOS - Benchmarking for Future Technologies

Printer-friendly version PDF version

Date: Wednesday 21 April 2021
Time: 20:01 - 20:01
Location / Room:

Organiser:
R Popp, edacentrum,

Moderators:
C M Sotomayor Torres, Catalan Institute of Nanotechnology,
W Rosenstiel, Tuebingen University and edacentrum,

Of key importance is to address the technological challenges posed by the emerging nanoelectronic concepts, of which a selection will be presented within the tutorial. After an overview on emerging technologies and their design aspects the embedded tutorial will present first benchmarking results for beyond CMOS technologies. Parameters to be considered include gain, signal/noise ration, non-linearity, speed, power consumption, architecture and integrability, efficiency, tolerances and manufacturability as well as the timeline of each potential technology.

TimeLabelPresentation Title
Authors
20:01EMERGING TECHNOLOGIES: MORE MOORE AND MORE THAN MOORE
Author:
Mart Graef, Delft TU,
Abstract
20:01TECHNOLOGY AND DESIGN CHALLENGES IN FUTURE LOW POWER MEMORY DEVICES AND CIRCUITS
Author:
Paolo Fantini, Micron Semiconductors,
Abstract
20:01BRIDGING TECHNOLOGY AND DESIGN FOR BEYOND CMOS
Author:
Paolo Lugli, Munich TU,
Abstract
20:01BRIDGING TECHNOLOGY AND DESIGN IN MORE THAN MOORE
Author:
Adrian Ionescu, EPF Lausanne,
Abstract
20:01BENCHMARKING FOR BEYOND CMOS TECHNOLOGIES
Author:
Jouni Ahopelto, VTT,
Abstract
20:01End of session