Combinational and sequential synthesis; data structures for synthesis; technology mapping; hierarchical and non-hierarchical controller synthesis; state assignment; methods for FSM optimization, synthesis and analysis; asynchronous and mixed synchronous/asynchronous circuits; performance and timing driven synthesis; PLD and FPGA synthesis; combined logic synthesis and layout design, statistical timing analysis, timing closure; arithmetic circuits
