Architecture, modelling and design techniques for network on chip; design methods for the on-chip interconnection network: interconnect topology, routing and flow control methods; architecture and design for fault-tolerance, quality of service, dynamic voltage and frequency scaling, GALS synchronization in networks on chip; physical design techniques and methodologies; hardware/software communication abstraction, component-based modelling, platform-based design and methodologies, NoC exploration frameworks; design for on-chip networks based on alternative technologies such as photonics, wireless, 3D stacking, etc.