Towards Reliable and Secure Post-Quantum Co-Processors based on RISC-V
Tim Fritzmann1,a, Uzair Sharif1,b, Daniel Müller-Gritschneder1,c, Cezar Reinbrecht2, Ulf Schlichtmann1,d and Johanna Sepulveda1,e
1Technical University of Munich, Munich, Germany
atim.fritzmann@tum.de
buzair.sharif@tum.de
cdaniel.mueller@tum.de
dulf.schlichtmann@tum.de
ejohanna.sepulveda@tum.de
2Delft University of Technology, Delft, Netherlands
c.r.wedigreinbrecht@tudelft.nl
ABSTRACT
Increasingly complex and powerful Systems-on-Chips (SoCs), connected through a 5G network, form the basis of the Internet-of-Things (IoT). These technologies will drive the digitalization in all domains, e.g. industry automation, automotive, avionics, and healthcare. A major requirement for all above domains is the long-term (10 to 30 years) secure communication between the SoCs and the cloud over public 5G networks. The foreseeable breakthrough of quantum computers represents a risk for all communication. In order to prepare for such an event, SoCs must integrate secure quantum-computer-resistant cryptography which is reliable and protected against SW and HW attacks. Empowering SoCs with such strong security poses a challenging problem due to limited resources, tight performance requirements and long-term life-cycles. While current works are focused on efficient implementations of post-quantum cryptography, implementation-security and reliability aspects for SoCs are still largely unexplored. To this end, we present three contributions. First, we present a RISC-V co-processor for postquantum security, able to support lattice-based cryptography. Second, we use HW/SW co-design techniques to accelerate the NTT transformation and hash generation. Third, we perform the fault analysis of the implementation. We show that our coprocessor achieves high reliability and security capabilities while preserving good performance.
Keywords: Lattice-based cryptography, NewHope, RISC-V, HW/SW co-design
