Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips
Shiqing Li, Yixun Wei and Lei Jua
School of Software, Shandong University, Jinan, China
ajulei@sdu.edu.cn
ABSTRACT
Efficient utilization of restrained memory resources is of paramount importance in CPU-FPGA heterogeneous multiprocessor system-on-chip (HMPSoC) based system design for memory-intensive applications. State-of-the-art high level synthesis (HLS) tools rely on the system programmers to manually determine the data placement within the complex memory hierarchy. In this paper, we propose an automatic data placement framework which can be seamlessly integrated with the commercial Vivado HLS. We first show counter-intuitive results that traditional frequency and locality based data placement strategy designed for CPU architecture leads to non-optimal system performance in CPU-FPGA HMPSoCs. Built on top of our memory latency analysis model, the proposed integer linear programming (ILP) based framework determines whether each array object should be access via the on-chip BRAM, shared CPU L2-cache, or DDR memory directly. Experimental results on the Zedboard platform show an average 1.39X performance speedup compared with a greedy-based allocation strategy.
Keywords: Data placement, Memory architecture, FPGA, Heterogeneous multiprocess system-on-chip, High level synthesis.
