doi: 10.7873/DATE.2015.0483

Analog Neuromorphic Computing Enabled by Multi-Gate Programmable Resistive Devices

Vehbi Calayir, Mohamed Darwish, Jeffrey Weldon and Larry Pileggi

Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA


Analog neural networks represent a massively parallel computing paradigm by mimicking the human brain. Two important functions that are not efficiently built by CMOS technology for their practical hardware implementations are weighting for synapse circuits and summing for neuron circuits. In this paper we propose the use of tunable analog resistances, such as multi-gate graphene devices, to efficiently enable these two functions. We design and demonstrate a complete analog neuromorphic circuitry enabled by such devices. Simulation results based on Verilog-A compact models for graphene devices confirm its functionality. We also provide experimental demonstration of our proposed graphene device along with projected circuit performance based on scaling targets. Our proposed design is suitable not only for the device example shown in this paper, but also for any beyond-CMOS technology that exhibits similar device characteristics.

Full Text (PDF)