D17 Interconnect, EMC and Packaging Modeling
Modelling, characterisation and analysis of on and off chip interconnects and packaging. Modelling and analysis of noise due to electromagnetic interaction on signal, power/ground and substrate. Electromagnetic emission, susceptibility and compatibility.
Groups:
