The Time-Predictable Multicore Processor T-CREST

Martin Schoeberl, Luca Pezzarossa, and Jens Sparsø Department of Applied Mathematics and Computer Science Technical University of Denmark Email: {masca, lpez, jspa}@dtu.dk

Abstract—For research on time-predictable multicore architectures, we need open-source prototypes. The T-CREST project provides an open-source multicore platform, hosted at GitHub. T-CREST consists of Patmos processor cores, the Argo network-on-chip, various shared on-chip memory configurations, memory controllers, an LLVM based compiler, and several worst-case execution time analysis tools.

T-CREST is intended to explore the open research question on how to best design and implement time-predictable communication between processing cores. T-CREST includes currently three different network-on-chip designs, various forms of shared or owned scratchpad memories, and a time-predictable arbiter for shared external memory.

To best of our knowledge, T-CREST is the only fully opensource architecture for research on future real-time multicore architectures.

A real-time system needs to deliver results in time, before a given deadline. The environment with which the system interacts usually constrains the deadline. For example, a control loop operating at a specific frequency demands one computation per iteration. To guarantee that tasks deliver results in time, the worst-case execution time (WCET) needs to be analyzed statically.

This demonstration presents the T-CREST platform, a timepredictable multicore processor optimized for the WCET [2]. Figure 1 shows the T-CREST multicore processor. It consists of several processing cores named Patmos [3] connected to (1) the message passing networks-on-chip (NoC) Argo [1] and (2) to a time-division multiplexing memory arbiter to access shared on-chip memory and a shared memory controller to the external main memory. We optimized Patmos for reducing the WCET. A compiler that optimizes for the WCET and three WCET analysis tools: (1) the standard industrial WCET analysis tool aiT, (2) the research WCET analysis tool platin, and (3) a port of Heptane for Patmos support T-CREST.

T-CREST is prototyped in an FPGA. In this demonstration we will show multicore code executing in the FPGA. We will demonstrate how to write time-predictable code and how to perform WCET analysis of these programs.

T-CREST is fully open-source and available from GitHub. The GitHub page for Patmos contains build instructions for setting up T-CREST. To simplify this process we also provide an Ubuntu based virtual machine with all tools installed. From that setup the cheap Altera DE2-115 FPGA board can be used to explore a 9-core version of T-CREST. Following list contains the main links:



Fig. 1. The T-CREST multicore architecture with several processor cores connected to a network-on-chip and shared memories.

- https://github.com/t-crest
- https://github.com/t-crest/patmos
- http://patmos.compute.dtu.dk/

Acknowledgment

This work was partially funded under the European Union's 7th Framework Programme under grant agreement no. 288008: Time-predictable Multi-Core Architecture for Embedded Systems (T-CREST).

REFERENCES

- [1] Evangelia Kasapaki, Martin Schoeberl, Rasmus Bo Sørensen, Christian T. Müller, Kees Goossens, and Jens Sparsø. Argo: A real-time networkon-chip architecture with an efficient GALS implementation. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 24:479– 492, 2016.
- [2] Martin Schoeberl, Sahar Abbaspour, Benny Akesson, Neil Audsley, Raffaele Capasso, Jamie Garside, Kees Goossens, Sven Goossens, Scott Hansen, Reinhold Heckmann, Stefan Hepp, Benedikt Huber, Alexander Jordan, Evangelia Kasapaki, Jens Knoop, Yonghui Li, Daniel Prokesch, Wolfgang Puffitsch, Peter Puschner, André Rocha, Cláudio Silva, Jens Sparsø, and Alessandro Tocchi. T-CREST: Time-predictable multi-core architecture for embedded systems. *Journal of Systems Architecture*, 61(9):449–471, 2015.
- [3] Martin Schoeberl, Wolfgang Puffitsch, Stefan Hepp, Benedikt Huber, and Daniel Prokesch. Patmos: A time-predictable microprocessor. *Real-Time Systems*, 54(2):389–423, Apr 2018.