Improving Reliability of Spiking Neural Networks through Fault Aware Threshold Voltage Optimization

Ayesha Siddique, Khaza Anuarul Hoque

Department of Electrical Engineering and Computer Science

University of Missouri, Columbia, MO, USA

ayesha.siddique@mail.missouri.edu, hoquek@missouri.edu

Abstract—Spiking neural networks have made breakthroughs in computer vision by lending themselves to neuromorphic hardware. However, the neuromorphic hardware lacks parallelism and hence, limits the throughput and hardware acceleration of SNNs on edge devices. To address this problem, many systolic-array SNN accelerators (systolicSNNs) have been proposed recently, but their reliability is still a major concern. In this paper, we first extensively analyze the impact of permanent faults on the SystolicSNNs. Then, we present a novel fault mitigation method, i.e., fault-aware threshold voltage optimization in retraining (FalVolt). FalVolt optimizes the threshold voltage for each layer in retraining to achieve the classification accuracy close to the baseline in the presence of faults. To demonstrate the effectiveness of our proposed mitigation, we classify both static (i.e., MNIST) and neuromorphic datasets (i.e., N-MNIST and DVS Gesture) on a 256x256 systolicSNN with stuck-at faults. We empirically show that the classification accuracy of a systolicSNN drops significantly even at extremely low fault rates (as low as 0.012%). Our proposed FalVolt mitigation method improves the performance of systolicSNNs by enabling them to operate at fault rates of up to 60%, with a negligible drop in classification accuracy (as low as 0.1%). Our results show that FalVolt is 2x faster compared to other state-of-the-art techniques common in artificial neural networks (ANNs), such as fault-aware pruning and retraining without threshold voltage optimization.

Index Terms—Spiking neural networks, Stuck-at faults, Systolic array, Fault mitigation.

I. INTRODUCTION

Spiking neural networks (SNNs) are a promising third generation of neural networks that ensure high algorithmic performance at low power. Their hardware acceleration require specialized architectures such as, SpiNNaker [1], and TrueNorth [2]. However, these architectures lack parallelism in each core and efficient dataflows for maximizing the reuse of weight data. This limits their achievable throughput and robustness in resource-constrained devices (e.g., battery-driven autonomous cars). Towards this, leveraging SNNs on massively parallel hardware accelerators such as systolic arrays has proven to be an efficient solution [3]-[7]. Systolic array SNN accelerators (systolicSNNs) are inspired by other state-of-the-art hardware accelerators [8] which support fully parallel execution of artificial neural networks (ANNs). These accelerators have a NxN dense grid of interconnected processing elements (PEs), which allows efficient parallel processing with the high spatiotemporal locality. Unlike ANNs, SNNs and their hardware accelerators are still in a relatively early phase of adoption [9] and thus ensuring the reliability of systolicSNNs is still considered a major research challenge.

The systolicSNN hardware chips are manufactured using nanometer CMOS technologies [10], which require a highly sophisticated manufacturing process. The imperfections in this process result in various manufacturing defects ranging from process variations to permanent faults such as stuck-at faults. The stuck-at faults affect the output of systolicSNNs in every execution cycle and hence, lead to significant accuracy loss as discussed in this paper. Furthermore, the impact of large-scale failures such as dead synapse faults in SNNs has been thoroughly investigated [11], [12]. However, analyzing such failures in the hardware require a fault model with higher abstraction to make the simulation traceable. Guo et al. investigated the fault resilience of SNNs trained with different coding schemes by using a synaptic stuck-at fault model [13]. El-Sayed et al. analyzed the effect of these faults in a transistor-level design of leaky-integrate-and-fire (LIF) neuron [14]. Other state-ofthe-art works focus on bit flips in weight memories [15]-[18]. Conversely, the impact of stuck-at faults on systolicSNNs has not been investigated.

The stuck-at faults are usually detected using post-fabrication testing for discarding the faulty manufactured chips. However, if a high number of manufactured chips are faulty, discarding them reduces the yield to a large extent. A potential solution is employing redundant executions (re-execution) to ensure correct outputs, but it leads to significant latency and energy overheads [17]. In the current resource-constrained nanoscale hardware paradigm, where the number of PEs has drastically increased to meet the robustness requirements of the end users, it is imperative to maximize the yield with an efficient and fault-tolerant systolicSNN. Recently, Mehul et al. proposed an astrocyte self-repair mechanism for stuck-at 0 weights in SNNs [19]. Other works are either focused on mitigating the transient faults in SNNs [16], [19] or contemplated permanent fault mitigation in ANN accelerators [20]-[23]. However, a considerable research gap exists in mitigating the impact of permanent faults in systolicSNNs.

Novel contributions: In this paper, we present an extensive stuck-at fault vulnerability analysis and a novel fault mitigation method i.e., <u>fault-aware retraining through threshold voltage</u> optimization (<u>FalVolt</u>). FalVolt first sets the weights mapped to faulty PEs only as zero and then retrains weights mapped to non-faulty PEs while optimizing the threshold voltage for each layer to restore the classification accuracy close to its baseline. The optimized threshold voltage differs from the

actual threshold voltage used in initial training. To demonstrate the effectiveness of our proposed FalVolt mitigation method, we used both static MNIST [24], and neuromorphic N-MNIST [25] and DVS128 Gesture [26] datasets. Our results show that FalVolt can operate at high fault rates of up to 60% with a negligible impact on the classification accuracy compared to its baseline. We empirically show that FalVolt takes 2x fewer retraining epochs, and thus it is 2x faster in restoring the baseline accuracy compared to other state-of-art techniques such as fault-aware pruning and retraining and threshold voltage optimization have been conventionally used for ANN fault mitigation [21], [22] and faster SNN convergence. However, to the best of our knowledge, this is the first work to employ fault-aware threshold voltage optimization for fault mitigation in SNNs.

The remainder of this paper is structured as follows: Section II provides the preliminary information about SNNs and systolicSNNs. Section III and Section IV present a motivational case study and the proposed FalVolt mitigation method for systolicSNNs, respectively. Section V discusses the results for the fault vulnerability and mitigation. Finally, Section VI concludes the paper.

II. BACKGROUND

This section provides a brief overview of the state-of-the-art SNNs and systolicSNNs for better understanding.

Spiking Neural Networks: SNNs are bio-inspired artificial neural networks. Their working principle can be explained with a standard LIF model as follows: when the membrane potential V_t of a presynaptic neuron exceeds a specific threshold voltage at time t, a post-synaptic spike is fired, and then, V_t relaxes to the resting state (V_{rest} < threshold voltage) with a time constant τ . V_t maintains the resting state for a refractory time t_{ref} before responding to the received spikes. The LIF-based SNNs learn the presynaptic weights but require manual tuning of the time constant in training. Furthermore, the time constant is typically chosen to be the same for all neurons, which limits the diversity of neurons and, thus, the expressiveness of the LIF-based SNNs. Recently, Fang et al. proposed to train the weights along with the time constant through an advanced LIF model, i.e., parametric leaky integrate-and-fire (PLIF) [27]. Incorporating the learnable time constants through PLIF-based SNNs makes the network less sensitive to initial values and reduces the training time.

Systolic-Array SNN Accelerators: SystolicSNNs exploit the spatial and temporal parallelisms for which binary spike input, logical 1 or 0 propagate vertically across the systolic array. As shown in Fig. 1, the spike input is first divided into multiple time steps and then, all input values in a time step are mapped on one row of the systolic array. The input binary spikes pass through a dense NxN grid of interconnected PEs in a clocked synchronized manner. The filter data is mapped and pre-stored in the PEs. Fig. 3a shows the design of a standard PE in systolicSNNs. The PE accumulates 32-bit weight inputs under 1-bit binary spikes on an enable signal. The adder needed for





Figure 1: A systolicSNN with faulty processing elements (PEs) in red color and non-faulty PEs in white color

the accumulation operation in systolicSNNs is cheaper than the multiplier needed for the multiplier-and-accumulator (MAC) unit in systolic-array ANN accelerators [4] [28]. The lack of multipliers renders systolicSNNs energy efficient in comparison to systolic-array ANN accelerators. The PEs employs an addition and subtraction selection unit also for processing signed weights. Furthermore, an internal counter helps in counting the number of spikes in the inference phase.

III. MOTIVATIONAL CASE STUDY

To motivate the proposed FalVolt mitigation method, we begin by empirically analyzing the impact of different threshold voltages on the classification accuracy of a faulty systolicSNN. To do so, we first train a PLIF-SNN with the MNIST and DVS128 Gesture datasets. Then, we inject the stuck-at faults using different fault maps for 30% and 60% PEs in a 256x256 systolicSNN. Next, we run paralleled retraining simulations with different threshold voltages. As shown in Fig. 2, we observe that changing the threshold voltage from 1.0 to 0.55 and 0.7 values in retraining leads to 99% classification accuracy with the MNIST dataset when even 30% and 60% PEs are faulty in a systolicSNN, respectively. However, retraining the same model with threshold voltage 0.45 and 0.5 leads to almost 73% and 60% accuracy loss when 30% and 60% PEs are faulty in a systolicSNN, respectively. In addition, 0.45 and 0.7 threshold voltages are most suitable for classifying the DVS128 Gesture dataset with a systolicSNN having 30% and 60% faults in PEs, respectively. However, retraining the same model with threshold voltages 0.7 and 0.5 leads to almost 60% and 55% accuracy loss when 30% and 60% PEs are faulty in a systolicSNN, respectively. Thus, selecting an appropriate threshold voltage for retraining the systolicSNN with high classification accuracy is imperative. Nevertheless, finding a suitable threshold voltage requires extensive retraining simulations, which may incur a significant amount of time. Motivated by this, we propose a novel fault-aware threshold voltage optimization technique in retraining for fault mitigation.



- (a) MNIST classification
- (b) DVS128 Gesture classification

Figure 2: Stuck-at fault mitigation using different threshold voltages (V_{th}) , 30% and 60% of the total PEs are faulty in a 256x256 systolic-array SNN accelerator (systolicSNN)




Figure 3: Processing element with actual and bypassed circuitry

IV. PROPOSED FAULT-AWARE THRESHOLD VOLTAGE **OPTIMIZATION (FALVOLT)**

Our proposed FalVolt mitigation method improves the reliability of systolicSNNs by first setting the input pre-trained weights which map to the faulty PEs as zero. The fault locations are determined through post-fabrication tests on a systolicSNN chip. This initial step is similar to bypassing a PE using a multiplexer at the hardware level, as shown in Fig. 3b, in systolicSNNs. With the bypass path enabled, the contribution of the faulty PEs to the column sum is skipped. However, bypassing single faulty PE may result in the pruning of multiple pre-trained weights due to the reuse of systolicSNNs in the data processing. Therefore, FalVolt next retrains the unpruned weights while optimizing the threshold voltage for each layer.

The threshold voltage optimization saves the retraining time by eliminating the need for an exhaustive search for an appropriate threshold voltage. It makes SNN less sensitive to initial values and enhances and speeds up the learning. The optimized threshold voltage is used for all neurons in a layer to reduce the retrainable parameters and time. FalVolt optimizes the weights using the recursive gradient computations during both initial training and retraining. The weights mapped to faulty PEs are set as zero at the end of every retraining epoch. However, the threshold voltage is optimized for each layer during the retraining only, as discussed below:

Lets consider \mathbf{r} as a ratio between the membrane potential v and threshold voltage $\overline{\mathbb{V}}$. A neuron fires an output spike \mathbf{o} when v exceeds $\overline{\mathbb{V}}$. Mathematically, this can be written as:

$$\mathbf{z}_{l}^{t} = \mathbf{r}_{l}^{t} - 1 \quad and \quad \mathbf{o}_{l}^{t} = \begin{cases} 1, & \text{if } \mathbf{z}_{l}^{t} > 0. \\ 0, & \text{otherwise.} \end{cases}$$
 (1)

Here, the notation \mathbf{x}_{l}^{t} represents the parameters of SNN in the 1-th layer of the network at time step t. The discontinuous gradient $\frac{\partial \mathbf{o}}{\partial \mathbf{z}^t}$ is approximated with the surrogate function during

Algorithm 1: FalVolt Mitigation Algorithm

Inputs: (i) pre-trained weights: wts; (ii) training data: trData; (iii) test data: tsData; (iv) fault maps: fmaps; (v) time steps: T; (vi) max retraining epochs: trEpochs; (vii) learning rate: η ;

Outputs: Accuracy: acc;

1: ind = FindPrunedWeightsIndices (fmaps, wts) //Find indices of pruning weights from fault maps

2: pWts = SetPrunedWeightsToZero(ind, wts) //Assign zero to the pruning weights at above indices

3: (pVth, θ) = parameterInnitialization() //Initialize θ and threshold voltage parameters

for epochs = 0 : trEpochs - 1 do

for t = 0 : T - 1 do5:

for 1 = 0 : L - 1 do

7: (nWts) = UpdateWeights (pWts, ts, trData) //Update weights with backpropagation

8: (nVth) = UpdateVoltageThresh (pVth, ts, trData) //Update threshold voltage with backpropagation

9. end for

L = CalculateLoss(trData)

10: // Calculate cross entropy loss

 $\theta = \theta - \eta \Delta L$ 11:

//Update network parameter θ

12: end for

nWts = SetUpdatedWeightsToZero(nWts, ind) 13: //Assign zero to all pruning weights using indices in Step 1

15: acc = CheckInferenceAccuracy(nWts, tsData) //Check inference accuracy using new weights

16: return (nWts, nVth, acc);

error-backpropagation in retraining, similar to initial training. The term $\frac{\partial \mathbf{o}}{\partial \mathbf{z}_{l}^{t}}$ is expressed mathematically as:

$$\frac{\partial \mathbf{o}_{l}^{t}}{\partial \mathbf{z}_{l}^{t}} = \gamma \max(0, 1 - |\mathbf{z}_{l}^{t}|) \tag{2}$$

where γ is a constant denoting the maximum value of the surrogate function. During backpropagation, the threshold voltage $\overline{\mathbb{V}}$ is updated for layer l as follows:

$$\overline{\mathbb{V}}_l = \overline{\mathbb{V}}_{l-1} - \eta \ \Delta \overline{\mathbb{V}} \tag{3}$$

where η represents the learning rate. Here, the gradient of threshold voltage $\Delta \mathbb{V}$ for layer l can be computed as:

$$\Delta \overline{\mathbb{V}}_{l} = \frac{\partial L}{\partial \overline{\mathbb{V}}_{l}} = \sum_{t=0}^{T-1} \frac{\partial L}{\partial \mathbf{o}_{l}^{t}} \frac{\partial \mathbf{o}}{\partial \mathbf{z}_{l}^{t}} \frac{\partial \mathbf{z}}{\partial \overline{\mathbb{V}}_{l}} = \sum_{t=0}^{T-1} \frac{\partial L}{\partial \mathbf{o}_{l}^{t}} \frac{\partial \mathbf{o}}{\partial \mathbf{z}_{l}^{t}} (\frac{-\overline{\mathbb{V}}_{l} \mathbf{o}_{l}^{t-1} - v_{l}^{t}}{\overline{\mathbb{V}}_{l}^{2}})$$

$$(4)$$

where L represents the cross entropy loss function defined by the mean square error. Algorithm 1 delineates the proposed FalVolt mitigation method. Lines 1-2 prunes the pre-trained weights mapped to the faulty PEs in systolicSNNs. Line 3 initializes the heavy step function θ and $\overline{\mathbb{V}}$. Lines 4-5 computes the un-pruned weights and $\overline{\mathbb{V}}$ with multiple epochs in backpropagation. The un-pruned weights and $\overline{\mathbb{V}}$ are optimized in each time-step for every layer in the PLIF-SNN, while calculating the gradient of loss function (ΔL) in Line 10-11. Line 13 set the weights mapped to faulty PEs as zero at the end of each training epoch. It is interesting to note that setting the re-training epochs to zero makes the FalVolt




Figure 4: Experimental setup and tool flow

equivalent to simple fault-aware pruning (FaP). FalVolt returns new optimized values for the unpruned weights (or the retrained model), $\overline{\mathbb{V}}$ for each layer and the improved classification accuracy. Note, the proposed mitigation needs to be performed once only for the fabricated chip based on its unique fault map and thus, helps in avoiding the re-fabrication cost of the chips.

V. RESULTS AND DISCUSSIONS

This section discusses the results obtained from the fault vulnerability and mitigation analysis of systolicSNNs.

A. Datasets and network architectures

We adopted a static MNIST [24], and two neuromorphic N-MNIST [25] and DVS128 Gesture [26] datasets in this paper. Note that the SNN research community widely uses these datasets for evaluating the performance of SNNs [16], [29]. As a classifier for N-MNIST and MNIST datasets, we use a PLIF-based SNN with two times repeated set of convolutional, batch normalization, spiking neurons, and pooling layers and also, two times a set of dropout, fully connected, and spiking neurons layers. The former set is repeated five times with the same architecture configuration in the classifier for the DVS128 Gesture dataset. Furthermore, an additional set of convolutional layer and spiking neurons layer is used for spike encoding the input images, inspired by [30], in these architectures. We use the initialization parameters from [27] to achieve the baseline accuracy i.e., 99% for the MNIST [24] and N-MNIST [25] datasets, and 97% for DVS128 Gesture [26] dataset, prior to fault injection in the inference phase. For systolicSNN inference, we developed a 256x256 grid of PEs in VHDL with bypass circuitry that incurs only 8% area overhead.

B. Simulation Methodology

Fig.4 illustrates the tool-flow used for fault vulnerability and mitigation analysis in this paper. First, the SNN models are trained with their baseline accuracies. Next, the stuck-at faults are injected into the accumulator outputs of PEs using different fault maps. Then, the fault pruning is applied by setting the weights mapped to the faulty PEs as zero. Finally, fault mitigation through re-training with layer-wise threshold voltage optimization is employed using Algorithm 1. All simulations are conducted using NVIDIA GeForce RTX 2080 Ti GPU on Intel Core i9-10900kF operating at 3.06 GHz with 32 GB RAM.

C. Fault vulnerability analysis

To investigate the stuck-at faults vulnerability in systolic-SNNs, we extensively analyze their impact by varying the location of fault bits, the number of faulty PEs, and the size of the systolic array as follows.

Varying location of fault bits: Before running extensive simulations for fault mitigation, we first identify the most vulnerable bits to the stuck-at faults in the PEs of a 256x256 systolicSNN. For this purpose, we generate the fault maps such that the stuck-at 0 and stuck-at 1 faults are injected in different output bit positions of the accumulator inside the PEs. Note, fault injection with fault maps is a common practice for analyzing the fault vulnerabilities in systolic arrays [31]. Fault maps can be generated using post-fabrication testing in a realworld scenario. It is worth mentioning that we inject faults in the output of the accumulator, which is the main arithmetic component of the PEs. As shown in Fig. 5a, our analysis reveals that stuck-at faults in most significant bits (MSBs) affect the classification accuracy more than the stuck-at faults in the least significant bits (LSBs). The reason is that the systolic array is reused for different layers; therefore, a single unmasked fault in a PE of a particular layer affects all the connected nodes in the subsequent layers, decreasing the overall classification accuracy. We also observe that a stuck-at 1 fault in MSB causes almost 80% accuracy loss, which is higher than the same fault in LSB when classifying the MNIST, N-MNIST, and DVS128 Gesture datasets. It is worth noticing that stuck-at 1 faults are more perturbing than stuck-at 0 faults in systolicSNN, similar to systolic array ANN accelerators [20].

Varying number of faulty PEs: Next, we perform the fault simulations by considering a random distribution of the stuckat faults across a 256x256 systolicSNN. We vary the fault rates by varying the number of faulty PEs in each experiment and running each experiment 8 times. The number of faulty PEs stays the same for all iterations in an experiment. Furthermore, each iteration uses a distinct fault map. In the following section, the faults are injected in the higher-order bits (i.e., MSBs) of the accumulator outputs in PEs to perform the worst-case analysis. Moreover, the average classification accuracies for all iterations in an experiment are recorded. As shown in Fig. 5b, our results demonstrate that even 8 faulty PEs (i.e., 0.012% of total PEs) can lead to an accuracy drop from 99% to 50%, 99% to 47 % and 97% to 44% in the MNIST, N-MNIST and DVS128 Gesture classification, respectively. Hence, the classification of both static and neuromorphic datasets is prone to stuck-at faults.

Varying size of the systolic array: For further extensive fault vulnerability study, we analyze the impact of stuck-at faults across different sizes of *NxN* systolic arrays i.e., 4x4, 8x8, 16x16, 32x32 and 64x64. As shown in Fig. 5c, our analysis reveals that stuck-at faults in a small-sized systolic array cause more accuracy loss as compared to a large-sized systolic array. For example, 4 faulty PEs units in an 8x8 systolic array (having 16 PEs) lead to 89%, 92% and 93% accuracy loss in the MNIST, N-MNIST and DVS128 Gesture classification, respectively. However, SNN classification with a 256x256 systolic array, having the same fault configuration, results in almost 16%, 17%, and 33% accuracy loss only. This is due to the fact that decreasing the size of the systolic array increases its chances for re-usability and hence, the reoccurrence of the permanent faults in every execution cycle.

Our analysis shows that DVS128 Gesture is more vulnerable




Figure 5: Stuck-at fault vulnerability analysis of a 256x256 systolic-array based SNN accelerator (systolicSNN).




Figure 6: Optimized threshold voltage for hidden convolutional and fully connected layers using FalVolt, when 0%, 10%, 30% and 60% of the total PEs are faulty in a 256x256 systolic-array SNN accelerator (systolicSNN)

to faults when compa red to the MNIST and N-MNIST datasets, even though their baseline accuracies are the same. As shown in Fig. 5b, the classification accuracy of DVS128 Gesture remains comparatively lower than other datasets in the presence of stuck-at faults. Also, the accuracy loss associated with the DVS128 Gesture dataset is comparatively higher than other datasets in Fig. 5c. However, a higher number of stuck-at faults can render performance penalties unacceptable in all cases.

D. Fault mitigation analysis

In this section, we study the performance of FalVolt and compare it with the state-of-the-art techniques common for ANNs. Specifically, we compare FalVolt with fault-aware pruning (FAP) and fault-aware pruning with retraining without threshold voltage optimization (FaPIT).

Classification accuracy vs. fault rates: For the fault mitigation analysis, we inject the stuck-at faults using different fault maps in 10%, 30%, and 60% PEs of a 256x256 systolicSNN and run paralleled re-training simulations. We employ the proposed FalVolt mitigation method using Algorithm 1 for 10%, 30%, and 60% PEs in a 256x256 systolicSNN. Our analysis shows that optimizing threshold voltage for each hidden convolutional and fully connected layer helps in achieving baseline accuracy. Fig. 6 shows the optimized threshold voltage returned from the FalVolt mitigation method for each hidden layer to achieve the baseline accuracy for MNIST, NMNIST, and DVS128 Gesture datasets. For all these datasets, the optimized threshold voltage for the initial spiking-convolutional and spiking-fully connected layers is higher than other layers to ensure that the redundant spikes do not travel to the output layer.

Fig. 7 compares the FalVolt mitigation method with FaP and FaPIT. We observe that an increased fault rate causes a rapid accuracy loss in the FaP. FaPIT and FalVolt help in improving classification accuracy. However, only FalVolt achieves the baseline classification accuracy in the MNIST, N-MNIST, and


DVS128 Gesture classification with even 60% of the faulty PEs. This validates the applicability of FalVolt to both static and neuromorphic datasets.

100

Classification accuracy vs. number of epochs: FalVolt increases the classification accuracy at the cost of additional retraining epochs to FaP; however, they are negligible compared to the lifetime of systolicSNNs. As shown in Fig. 8, FaPVolt is 2x faster than FaPIT. For example, the classification accuracy of MNIST is as high as 80% with FaPIT using 20 epochs and converges with baseline accuracy around 25 epochs. However, the same dataset achieves the baseline accuracy with FalVolt in 10 epochs, as shown in Fig. 8a. Likewise, FalVolt achieves the baseline accuracy of NMNIST classification 2x less number of epochs when compared to FaPIT as shown in Fig. 8b. Moreover, the classification accuracy of DVS128 Gesture is as high as 83% with FaPIT using 40 epochs and converges with baseline accuracy around 50 epochs as shown in Fig. 8c. However, the same dataset achieves 97% accuracy with FalVolt around 25 epochs. Since a small change in the baseline accuracy may cause catastrophic issues in safety-critical applications; therefore, the epochs for initial training, FaPIT, and FalVolt algorithms are high to achieve the classification accuracy close to the baseline. Note, training the large-sized SNNs itself takes a long time (or a higher number of epochs).

VI. CONCLUSION

This paper extensively analyzes the stuck-at fault vulnerabilities of systolicSNNs and proposes a novel fault mitigation technique 'fault-aware retraining through threshold voltage optimization (FalVolt).' FalVolt uses an optimized threshold voltage and time steps different from initial training to achieve classification accuracy close to the baseline. To demonstrate the effectiveness of FalVolt, we classify the MNIST, N-MNIST, and DVS128 Gesture datasets on a 256x256 systolicSNN



(a) MNIST [24] classification

(b) N-MNIST [25] classification

(c) DVS128 Gesture [26] classification

Figure 7: Stuck-at fault mitigation using FaP, FaPIT (using threshold voltage as 1.0) and FalVolt, when 0%, 10%, 30% and 60% of the total PEs are faulty in a 256x256 systolic-array SNN accelerator (systolicSNN)




Figure 8: Performance of FaPIT and FalVolt over different epochs when 30% the total PEs are faulty in a 256x256 systolic-array SNN accelerator (systolicSNN)

while injecting faults at different rates. Our results show that even 0.012% faulty PEs in a systolicSNN leads to significant accuracy loss. However, FalVolt improves the performance of systolicSNNs by enabling them to operate at fault rates of up to 60%, with a negligible drop in the classification accuracy (as low as 0.1%). Furthermore, our results show that FalVolt is 2x faster when compared to state-of-the-art techniques, such as fault-aware pruning without threshold voltage optimization.

REFERENCES

- [1] E. Painkras et al., "Spinnaker: A 1-w 18-core system-on-chip for massively-parallel neural network simulation," IEEE Journal of Solid-State Circuits, vol. 48, no. 8, pp. 1943-1953, 2013.
- [2] F. Akopyan et al., "Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip," IEEE transactions on computer-aided design of integrated circuits and systems, vol. 34, no. 10, pp. 1537-1557, 2015.
- [3] J. J. Lee et al., "Reconfigurable dataflow optimization for spatiotemporal spiking neural computation on systolic array accelerators," in ICCD. IEEE, 2020, pp. 57-64.
- S. Guo et al., "A systolic snn inference accelerator and its co-optimized software framework," in Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019, pp. 63-68.
- [5] P. Y. Chuang et al., "A 90nm 103.14 tops/w binary-weight spiking neural network cmos asic for real-time object classification," in DAC. IEEE, 2020, pp. 1-6.
- [6] P. Y. Tan et al., "A power-efficient binary-weight spiking neural network architecture for real-time object classification," arXiv preprint arXiv:2003.06310, 2020.
- [7] J. J. Lee et al., "Parallel time batching: Systolic-array acceleration of sparse spiking neural computation," HPCA, pp. 317-330, 2022.
- [8] H. T. Kung et al., "Packing sparse convolutional neural networks for efficient systolic array implementations: Column combining under joint optimization," in ASPLOS, 2019, pp. 821-834.
- [9] R. e. a. El-Allami, "Securing deep spiking neural networks against adversarial attacks through inherent structural parameters," arXiv preprint arXiv:2012.05321, 2020.
- [10] J. J. Lee et al., "Systolic-array spiking neural accelerators with dynamic heterogeneous voltage regulation," in IJCNN. IEEE, 2021, pp. 1-7.
- [11] C. D. Schuman et al., "Resilience and robustness of spiking neural networks for neuromorphic systems," in IJCNN. IEEE, 2020, pp. 1-10.
- [12] E. I. Vatajelu et al., "Special session: Reliability of hardware-implemented spiking neural networks (snn)," in VTS. IEEE, 2019, pp. 1-8.
- W. Guo et al., "Neural coding in spiking neural networks: A comparative study for robust neuromorphic systems," Frontiers in Neuroscience, vol. 15, p. 212, 2021.

- [14] S. A. El-Sayed, "Spiking neuron hardware-level fault modeling," in IOLTS. IEEE, 2020, pp. 1-4.
- [15] T. Spyrou et al., "Reliability analysis of a spiking neural network hardware accelerator," in DATE, 2022.
- [16] R. V. W. Putra et al., "Respawn: Energy-efficient fault-tolerance for spiking neural networks considering unreliable memories," in ICCAD. IEEE, 2021, pp. 1-9.
- "Softsnn: Low-cost fault tolerance for spiking neural network accelerators under soft errors," arXiv preprint arXiv:2203.05523, 2022.
- V. Venceslai et al., "Neuroattack: Undermining spiking neural networks security through externally triggered bit-flips," in IJCNN. IEEE, 2020, pp. 1-8.
- [19] M. Rastogi et al., "On the self-repair role of astrocytes in stdp enabled unsupervised snns," *Frontiers in Neuroscience*, vol. 14, p. 1351, 2021.

 A. Siddique et al., "Exploring fault-energy trade-offs in approximate dnn
- hardware accelerators," in ISQED. IEEE, 2021, pp. 343-348.
- [21] J. J. Zhang et al., "Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator," in VTS. IEEE, 2018, pp. 1–6.
- M. A. Hanif et al., "Salvagednn: salvaging deep neural network accelerators with permanent faults through saliency-driven fault-aware mapping," Philosophical Transactions of the Royal Society A, vol. 378, no. 2164, p. 20190164, 2020.
- S. Kundu et al., "High-level modeling of manufacturing faults in deep neural network accelerators," in IOLTS. IEEE, 2020, pp. 1-4.
- [24] Y. LeCun et al., "Mnist handwritten digit database," ATT Labs [Online]. Available: http://yann.lecun.com/exdb/mnist, vol. 2, 2010.
- [25] G. Orchard, A. Jayawant, G. K. Cohen, and N. Thakor, "Converting static image datasets to spiking neuromorphic datasets using saccades,' Frontiers in neuroscience, vol. 9, p. 437, 2015.
- [26] A. Amir et al., "A low power, fully event-based gesture recognition system," in CVPR, 2017, pp. 7243-7252.
- [27] W. Fang et al., "Incorporating learnable membrane time constant to enhance learning of spiking neural networks," in ICCV, 2021, pp. 2661-2671.
- [28] S. Q. Wang et al., "Sies: A novel implementation of spiking convolutional neural network inference engine on field-programmable gate array,' Journal of Computer Science and Technology, vol. 35, no. 2, pp. 475-489, 2020.
- [29] J. Morris et al., "Hyperspike: hyperdimensional computing for more efficient and robust spiking neural networks," in DATE. IEEE, 2022, pp. 664-669.
- [30] C. Lee, S. S. Sarwar, P. Panda, G. Srinivasan, and K. Roy, "Enabling spike-based backpropagation for training deep neural network architectures," Frontiers in neuroscience, p. 119, 2020.
- M. A. Hanif et al., "Dependable deep learning: Towards cost-efficient resilience of deep neural network accelerators against soft errors and permanent faults," in IOLTS. IEEE, 2020, pp. 1-4.