# DNN-Life: An Energy-Efficient Aging Mitigation Framework for Improving the Lifetime of On-Chip Weight Memories in Deep Neural Network Hardware Architectures

Muhammad Abdullah Hanif<sup>1</sup>, Muhammad Shafique<sup>2</sup>

<sup>1</sup>Faculty of Informatics, Technische Universität Wien (TU Wien), Vienna, Austria
<sup>2</sup>Division of Engineering, New York University Abu Dhabi (NYUAD), Abu Dhabi, United Arab Emirates muhammad.hanif@tuwien.ac.at, muhammad.shafique@nyu.edu

Abstract—Negative Biased Temperature Instability (NBTI)-induced aging is one of the critical reliability threats in nano-scale devices. This paper makes the first attempt to study the NBTI aging in the on-chip weight memories of deep neural network (DNN) hardware accelerators, subjected to complex DNN workloads. We propose DNN-Life, a specialized aging analysis and mitigation framework for DNNs, which jointly exploits hardware- and software-level knowledge to improve the lifetime of a DNN weight memory with reduced energy overhead. At the software-level, we analyze the effects of different DNN quantization methods on the distribution of the bits of weight values. Based on the insights gained from this analysis, we propose a micro-architecture that employs low-cost memory-write (and read) transducers to achieve an optimal duty-cycle at run time in the weight memory cells, thereby balancing their aging. As a result, our DNN-Life framework enables efficient aging mitigation of weight memory of the given DNN hardware at minimal energy overhead during the inference process.

## I. INTRODUCTION

DNN accelerators have already become an essential part of various machine learning systems [1] [2]. DNNs usually require a large number of parameters to offer high accuracy, which comes at the cost of high memory requirements; see Fig. 1a. Dedicated memory hierarchies are designed to tradeoff between the low-cost storage offered by the off-chip DRAMs and the energy-/performance-efficient access offered by the on-chip SRAMs [1]; see Fig. 1b for access energy. This has led to an increasing trend towards the use of larger on-chip memory in the state-of-the-art DNN accelerators [3] [4], with the recent wafer-scale chips having up to 18 GBs of on-chip memory [5]. However, due to continuous technology scaling, the onchip SRAM-based memories are becoming increasingly vulnerable to different reliability threats, for example, soft errors and aging [6] [7] [8]. Studies have shown that even a single fault in weights of critical neurons can result in significant degradation of applicationlevel accuracy [9]. State-of-the-art works have focused on analyzing and mitigating the effects of faults in DNN accelerators w.r.t. DNN accuracy [10]. However, to the best of our knowledge, no prior works have analyzed and optimized the aging of the on-chip weight memories of DNN accelerators, especially when considering diverse dataflows of different DNNs and the impact of different types of quantizations on the weight distributions.

Aging due to NBTI: In PMOS transistors when a negative gate-to-source voltage is applied, it can break-down the Si-H bond at the oxide-interface, thereby causing a gradual increase in the threshold voltage  $(V_{th})$  over the device lifetime, which results in poor drive current and a reduction in the noise margin  $[11]^1$ . To overcome this  $V_{th}$  shift, the operating frequency of the device has to be reduced by more than 20% over its entire lifetime [12]. However, due to strict performance and energy constraints (specifically for embedded applications), the  $V_{th}$  shift cannot be addressed just by design-time delay margins or adaptive operating frequency adjustments [13], as this leads to a significant loss in the system's performance and energy efficiency. Therefore, in traditional computing systems, alternate opportunities have to be exploited to overcome this challenge [12]. One such opportunity lies in the fact that the NBTI aging phenomenon is partially reversed by removing the stress.




Fig. 1: (a) Accuracy and size comparison of few of the state-of-the-art DNNs (b) Access energy comparison of SRAM with DRAM (data source: [1]).




Fig. 2: (a) A 6T-SRAM Cell; and (b) its SNM degradation after 7 years [15]

NBTI Aging of On-chip Memories: On-chip memories are typically built using 6T-SRAM cells to achieve high area and power efficiency. A 6T-cell is composed of two inverters coupled with two access transistors (see Fig. 2a). The inverters store complementary values to store a single bit. Each inverter has a PMOS transistor and an NMOS transistor. Depending on whether the cell is storing '0' or '1', one of the PMOS transistors is always under stress, when the transistor is on. As aging of a cell is defined by its most-aged transistor, the lowest aging is achieved when both the PMOS transistors receive onaverage the same amount of stress over the entire lifetime of the device, i.e., the percentage of the entire lifetime for which the cell stores a '1' (duty-cycle) is 50%, as shown in Fig. 2b. Note that NBTI aging strongly depends on average long-term stress and weakly on shortterm statistics [14]. Therefore, the key challenge in aging mitigation of on-chip memories is to balance their duty-cycle over the entire lifetime without affecting system-level performance.

State-of-the-art techniques and their limitations: Various techniques have been proposed at circuit-level and at architecture-level. At circuit-level, the structure of SRAM-cells is modified to reduce the aging rate [16] [13]. For example, Ricketts et al. [16] proposed an asymmetric SRAM structure for workloads having biased bit distribution, but due to their high data dependence, they are applicable only in specific scenarios. Recovery boosting through dedicated recovery accelerating circuit is another method for enhancing the lifetime of the SRAM cells [17], but it increases power/energy consumption due to additional transistors per cell, and therefore cannot be used in energy-constrained large-sized memories [18]. At architecture-level, periodic inversion of data is used to reduce the aging rate of on-chip caches [19]. However, it cannot guarantee optimal duty-cycle, specifically in cases where the same data is periodically reused, e.g., in DNN-based systems where the same set of parameters are reused for processing each input sample. Calimera et al. in [20] improved recovery of unutilized portions of memory, but at high area & energy cost of expensive online monitoring. The technique also suffers from serious performance degradation in dynamic workload scenarios. Another set of techniques uses bit rotations to cater NBTI aging in registers [15], but they work only in cases where the overall

<sup>&</sup>lt;sup>1</sup>A similar phenomenon called PBTI happens in NMOS transistors, though NBTI has been considered relatively more serious compared to PBTI [6].

distribution of bits is relatively balanced. Moreover, they use barrel shifters that incur high area and power overheads. The work in [21] proposed a configurable micro-architecture for reducing aging rate of video memories, but only works for streaming video applications.

In summary, the state-of-the-art techniques either incur high overheads in terms of area and power/energy or rely on certain specific workloads, but cannot be employed in DNN accelerators due to the unique properties of DNN hardware and workloads, as we will illustrate later in this paper.

Additional Challenges from the Deep Learning Perspective: The dataflow (i.e., computation scheduling) for a given DNN on a specific hardware is defined as per the DNN architecture and the hardware implementation to achieve maximum energy-/performance-efficiency. Altering the dataflow to balance the duty-cycle in on-chip SRAM cells can result in significant degradation of system-level efficiency. Therefore, an aging mitigation technique that does not require any alteration to the dataflow or the mapping of the data in on-chip SRAM is desired.

**Our Novel Contributions:** Towards this, we propose DNN-Life, an aging analysis and mitigation framework for on-chip memories of DNN hardware (see Fig. 3). Our framework employs two key features:

- Aging Analysis [Section III]: We analyze the impact of using different data representation formats and quantization methods for weights of a DNN on the probability distribution of weight-bits, as this can provide useful insights for designing an effective and low-overhead aging mitigation technique.
- 2) Aging Mitigation [Section IV]: We propose a scheme and supporting micro-architecture for mitigating the NBTI-aging of 6T-SRAM-based on-chip weight memory of DNN accelerators with minimal energy overhead. Noteworthy, our scheme does not require any alteration to the dataflow of DNN inference or on-chip data mapping, and thereby maintains the energy and performance benefits of the system. The micro-architectural extensions for aging mitigation are integrated in the DNN accelerator before and after the on-chip weight memory in the form of aging-aware write and read transducers, as shown in Fig. 4.




Fig. 3: Overview of the design-time and run-time steps involved in our DNN-Life framework. Our novel contributions are highlighted in colored boxes.

# II. OVERVIEW OF OUR DNN-LIFE FRAMEWORK

In this work, we propose DNN-Life, a novel aging analysis and mitigation framework for weight memories of DNN hardware accelerators. It employs a low-cost data encoding scheme that accounts for diverse DNN workloads to adapt over time to balance the duty-cycle in each on-chip weight memory cell to alleviate the NBTI-aging effects. Towards this, the two key features of our framework are:

- 1) Analysis: We analyze the probability distribution of weight-bits of different pre-trained DNNs to find key insights that help in developing a low-cost aging-mitigation scheme. To consider the variations in the distribution across number representation formats and the methods used to transform the weights to those formats, we consider different number representation formats and different commonly used conversion methods. The detailed analysis and insights are presented in Section III.
- 2) Architecture: Based on the gathered insights, we design a data encoding module and an aging controller. The encoder is

responsible for encoding the weights before writing the values to the weight memory, and the aging controller is responsible for generating encoding information required to encode the data such that the duty-cycle is balanced. The encoding information is then stored to be used by the corresponding decoder module. The data encoder is deployed inside the DNN hardware accelerator right before the weight memory, and the corresponding decoder is installed after the memory, to decode the weights before passing them for computations. The integration of the encoder and the decoder modules in a DNN accelerator is illustrated in Fig. 4a. The details of the micro-architecture are presented in Section IV.

#### A. DNN Hardware Architecture

Our DNN hardware architecture is based on well-established DNN accelerator models, such as [22] for dense DNNs. Our accelerator is composed of an Activation Buffer, a Weight Buffer, a Processing Array, and an Accumulation Unit; see Fig. 4a. Our proposed weightmemory aging mitigation modules integrated in the architecture are also shown in the figure (see details in Section IV). The activation and weight buffers provide intermediate storage for the activations and weights, respectively, to reduce the costly off-chip memory accesses. The buffers provide data to the processing array for performing the computations. For this work, we assume a memory hierarchy similar to Bit-Tactical [22], DaDianNao [3] and TPU [4], according to which: 1) the activation buffer is large enough to store the activations of a single layer of a DNN; 2) the activation memory can provide Nnumber of activation values to the processing array at a time; and 3) the weight memory can provide  $f \times N$  weights to the processing array simultaneously. The processing array (see Fig. 4b) is composed of f number of *Processing Elements* (PEs) that share the activations, and therefore can perform N number of multiplications for f different filters at the same time. Each PE has an adder tree to compute the sum of the multiplications. The computed sum is passed to the accumulation unit where it is added with the corresponding partial sums to generate the output activation value. Note, as the filters can be significantly large, the computation of each output activation can take several cycles, depending on the filter size.

# B. Dataflow in the DNN Accelerator

To perform the computations of a DNN layer using the above accelerator, the weights have to be partitioned into blocks that can be accommodated in the on-chip memory. The goal of partitioning is to maximize the use of available PEs. The input/output feature maps and the filters/neurons all are divided into so-called *tiles*, depending on the available on-chip storage for the corresponding data type. Works like SmartShuttle [23] provide methods to find an optimal tiling configuration and computation scheduling policy for a layer of a DNN for a given memory hierarchy.

Fig. 5 illustrates the policy that we employ for partitioning the filters of a CONV layer. Note, we support the well-established tiling technique so that we can demonstrate that our technique can benefit a wide-range of existing DNN hardware accelerators. The figure also illustrates the sequence in which the blocks are moved to the on-chip weight memory and the corresponding computations are scheduled. The filters are first divided into sets, where each set contains f number of filters. Note, f is mainly defined based on the number of filters that the hardware accelerator can process in parallel. Afterwards, a chunk of data (grey boxes in Fig. 5) from a set is selected to be moved to the on-chip memory. The selected chunk contains a block of data of size  $r \times c \times ch$  from the same location of each filter in the set. The sequence in which the grey boxes are traversed in the filters defines rest of the dataflow. The used sequence is shown as steps in Fig. 5.

# III. ANALYSIS OF THE DISTRIBUTION OF WEIGHT-BITS FOR DIFFERENT DNNS & THEIR IMPACT ON DUTY-CYCLE

Before presenting the design of the proposed aging mitigation modules in Section IV, here we first present an analysis which highlights the rationale behind the proposed design.




Fig. 4: (a) Architecture of the baseline DNN accelerator. The highlighted boxes, i.e., Write Data Encoder (WDE), Read Data Decoder (RDD) and Aging Controller, are the proposed modules for mitigating NBTI aging of weight memory. (b) A detailed view of the processing array and the accumulation unit.




Fig. 5: Division of filters of a CONV layer of a DNN into smaller blocks that can be accommodated in the on-chip weight memory. Different colors correspond to different sets of filters/blocks. The gray colored boxes define one block of  $r \times c \times ch \times f$  size. The steps show the sequence in which the blocks are moved to the on-chip fabric for scheduling their computations.

## A. Analyzing the Distribution of Weight-Bits

For this analysis, we consider the AlexNet and the VGG-16 networks, trained on the ImageNet dataset. As different data representations for weights, we consider 32-bit floating point representation (IEEE 754 standard) and 8-bit integer format achieved using range-linear symmetric and asymmetric quantization techniques [24]. Fig. 6 illustrates the ratio of observing a '1' to the total number of observations (which corresponds to probability of observing a '1') at each bit-location of a word for all three data representation formats for both the networks. By analyzing the distributions, the following key observations are made:

- 1) The probability of getting a '1' value at a particular bit-location of a randomly selected weight depends on the network, the data representation format, and the method used to transform the data to the particular data representation format. For example, the probability of getting a '1' at a particular bit-location in symmetric 8-bit representation is almost the same across bit-locations within a network for both the considered DNNs, however, it varies across networks. Similarly, the probability of getting a '1' at the lower bit-locations in 32-bit floating-point representation is around 0.5, however, the distribution of bits at higher bit-locations varies across bit-locations as well as across DNNs.
- 2) Representation of weights using a specific format cannot guarantee a distribution that offers 0.5 probability at each bit-location, i.e., a distribution that can potentially lead to a balanced duty-cycle. For example, out of all the studied cases, only the distribution of the AlexNet when represented using 8-bit integer format achieved using symmetric range-linear quantization offers close to 0.5 probability for all the bit-locations.
- 3) The average probability of getting a '1' across bit-locations in a specific format is also not guaranteed to be equal to 0.5. For example, see the distributions of 8-bit asymmetrically quantized DNNs. Therefore, barrel shifter-based balancing techniques would not produce desirable results in such cases.




Fig. 6: Distribution of bits of weights of different different DNNs when represented in different data representation formats. Symmetric and asymmetric represent which post-training quantization method is used to transform the data for the corresponding distribution.

# B. A Probabilistic Model-based Analysis for Aging of 6T-SRAM On-chip Weight Memory of a DNN Accelerator

In the following, we develop a probabilistic model to analyze the effectiveness of different aging mitigation techniques.

1) Probabilistic Model: Assume the on-chip memory of a given DNN accelerator is composed of  $I \times J$  cells. For mapping the weights of a DNN onto the memory, we assume: (a) the same dataflow as presented in Fig. 5; (b) each block of weights is kept in the on-chip memory for equal amount of time, and it is fetched only once during a single inference (similar to the dataflow for the DNN accelerator proposed in [22]); (c) each block of data mapped onto the on-chip memory fits perfectly to it. Based on the aforementioned conditions and the given DNN size, we can divide the DNN into K blocks that translates to K number of data mappings onto the on-chip weight memory. Now, if the same DNN is used repeatedly for inferencing with the same dataflow, a single on-chip memory cell is mapped with only K different bits. If the probability of getting a '1' for all the bits is given by  $\rho$ , the probability of getting a duty-cycle less than and equal to b/K, or greater than and equal to 1-b/K, can be computed using the following equation, except when b/K = 0.5, where the probability is 1.

$$P_{b/K} = \sum_{i=0}^b \binom{K}{i} \rho^i \times (1-\rho)^{K-i} + \sum_{i=K-b}^K \binom{K}{i} \rho^i \times (1-\rho)^{K-i} \quad (1)$$

Here, b is an arbitrary variable with the range from 0 to  $\lfloor K/2 \rfloor$ . Note that we combine (i) the cases in which duty-cycle is less than and equal to b/K and (ii) the cases in which duty-cycle is greater than and equal to 1-b/K, because in a symmetric 6T-SRAM cell both the cases cause the same level of stress in one of the two PMOS transistors. Assuming the above computed probability to be the same




Fig. 7: Probability of occurrence of  $b/K \geq$  duty-cycle  $\geq 1-b/K$  when (a) K=20, and (b) K=160

for all the cells of the on-chip memory, the probability of at least n number of cells (out of  $I \times J$ ) experiencing duty-cycle less than and equal to b/K, or greater than and equal to 1-b/K can be computed using the following equation.

$$P_n = \sum_{i=n}^{I \times J} {I \times J \choose i} P_b^i \times (1 - P_b)^{I \times J - i}$$
 (2)

2) An Example Case-Study: Let us consider a scenario where K=20 and  $\rho=0.5$  (i.e., the best-case with balanced bit distribution), and  $I\times J=8192$ . Fig. 7a shows the probability for each possible value of b computed using Eq. 1. Note, even for b/K=0.3, the probability is over 0.1, i.e., more than 10% of the cells are expected to experience a duty-cycle of less than 0.3, or greater than 0.7.

Now, if we employ a given aging mitigation technique that offers upto 7 shifts to increase the number of different bits that are mapped to a single cell, we can theoretically increase the value of K to 160, assuming the bits to be independent from each other and the ideal shifting policy. Putting K=160 in the above mentioned example, Fig. 7b shows the probabilities for different b/K values. As can be seen from Fig. 7b, the probabilities at lower b/K values have dropped significantly. The above analysis implies that by significantly increasing K and having  $\rho=0.5$ , we can achieve close to ideal duty-cycle for all the cells.

Now, instead of a barrel shifter, if we employ an inversion-based duty-cycle balancing technique where every other write to the same location is inverted, for the given scenario, the value of K remains the same, as it is even. Moreover, as  $\rho$  is defined to be 0.5, the inversion-based policy has no impact on  $\rho$  either. Therefore, we get the same probabilities as presented in Fig. 7a. However, note that the inversion-based policy is mainly useful for achieving  $\rho=0.5$  in cases where the distribution of bits is biased either towards '0' or '1'.

# C. Challenges in Designing an Efficient Aging Mitigation System

Based on the above analysis, we outline the following key challenges in designing a *generic* aging mitigating system.

- The probability of occurrence of non-ideal duty-cycle is considerable even with the state-of-the-art fixed aging mitigation techniques. Therefore, a more robust method has to be designed by exploiting the fact that NBTI-aging is more dependent on the average duty-cycle over the lifetime of the device [14].
- 2) The distribution of bits and the duty-cycle is significantly affected by the datatype used for representing the weights. Therefore, the mitigation technique should be generic and independent of the datatype used so that it is beneficial for various DNN accelerators.

Moreover, in practical scenarios, each layer of a DNN can have a different size. Therefore, each layer can take different amount of time for processing that can vary significantly across layers. Also, different DNNs can have different number of layers. Therefore, a method that keeps track of all these factors at a fine granularity can help in significantly reducing the aging rates. However, such methods are super costly. This makes it very challenging to develop a generic method that offers effective aging mitigation at reasonable overheads.

# IV. A MICRO-ARCHITECTURE FOR MITIGATING AGING OF THE ON-CHIP WEIGHT MEMORY OF DNN ACCELERATORS

To address the above challenges, we propose a *Write Data Encoder* (WDE) for encoding the weights before writing them to the on-chip weight memory, and a *Read Data Decoder* (RDD) which performs the




Fig. 8: Proposed micro-architecture for effective aging mitigation of 6T-SRAM weight memory of DNN accelerators.

inverse function of the WDE while reading the data from the on-chip memory and before passing it to the processing array. The integration of the proposed modules in the DNN accelerator is shown in Fig. 4a. Moreover, we propose an aging mitigation controller which generates the control signals (metadata) for the write (and read) transducer. The proposed micro-architectures of the WDE and the aging mitigation controller is shown in Fig. 8.

Write Data Encoder (WDE): It leverages the inversion logic that besides its low-overhead<sup>2</sup>, also enables to perfectly balance out the distribution of bits in the cells of the memory when the distribution is originally biased towards either '0' or '1', as highlighted in Section III. The inversion logic in the proposed micro-architecture is implemented using XOR gates as they allow the aging mitigation controller to enable or disable it using just a 1-bit enable (E) signal. Another key advantage of this design is that the micro-architecture of the RDD is the same as WDE, where the same E signal (metadata) that is used to encode the weights is used (at a later point in time) for decoding them before passing them to the processing array. Moreover, the proposed WDE and RDD modules are highly scalable, as increasing the width of the modules require only a linear increase in the number of XOR gates. Therefore, the widths of these modules can be defined directly based on the DNN accelerator configuration without affecting the energyefficiency of the system.

Aging Mitigation Controller: The controller is the core part of the proposed micro-architecture, as it is responsible for generating the enable signal (E) that enables/disables the inversion logic in WDE. The design is based on the observations made in Section III that the higher the number of different bits to be written on an SRAM cell during its lifetime (i.e., K in Eq. 1) that are generated from a uniform distribution the lower the chances of observing a deviation in its duty-cycle from 0.5 (see Figs. 7), i.e., the ideal point shown in Fig. 2b. Therefore, to increase the number of different bits to be written on an SRAM cell, we employ a True Random Bit Generator (TRBG) to generate the enable signal and decide whether the upcoming data should be written with or without inversion in the memory cell. TRBG adds the sense of randomness in the bits to be written in the memory and thereby leads to larger K value and lower aging.

Note in practical scenarios, the output of TRBGs can be biased towards either '0' or '1', which can eventually affect the duty-cycle. Therefore, to mitigate this, we periodically invert the output of the TRBG after a defined number of iterations with the help of an M-bit register before using it as the enable signal, which balances the bias.

# V. RESULTS AND DISCUSSION

## A. Experimental Setup

Fig. 10 illustrates the overall experimental setup used for evaluation. The setup consists of hardware synthesis for estimating the power, area and delay characteristics of the proposed modules, and simulations for aging estimation of the 6T-SRAM on-chip weight memory of different DNN hardware accelerators. For hardware synthesis, we implemented

<sup>&</sup>lt;sup>2</sup>low overhead compared to other techniques such as shifting, which requires costly barrel shifters (as shown later in Section V)




Fig. 9: SNM degradation of 6T-SRAM on-chip weight memory cells of the baseline DNN accelerator when used for performing inferences only using the AlexNet network. Each bar graph shows the percentage of the number of cells (Y-axis) experiencing different level of SNM degradation (X-axis).




Fig. 10: Overall experimental setup used for evaluation.

different aging balancing circuits and our DNN-Life architecture in Verilog. The circuits are synthesized for the TSMC 65nm technology using Cadence Genus.

For aging estimation, we use Static Noise Margin (SNM) to quantify the NBTI-aging of 6T-SRAM cells, similar to [21] [25]. The SNM defines the tolerance to noise that directly affects the read stability of a cell [26], i.e., if the SNM of a cell is low, the cell is highly susceptible to read failures. As per [15] [21] [25], SNM mainly depends on the duty-cycle over the entire lifetime of the cell, and the least SNM degradation is achieved at 50% duty-cycle. To obtain SNM results, we employ a similar device aging model as used in state-of-the-art studies like [21] [25]. However, due to its duty-cycle optimization focus, our proposed technique is orthogonal to the given device aging models, and other device-level models can easily be integrated in our framework. Based on the models, the SNM degradation of a 6T-SRAM cell can be computed using the duty-cycle. From the analysis, the best SNM degradation for 6T-SRAM cell after 7 years is 10.82% (at 50% duty-cycle), and the worst is 26.12% (at 0% and 100% duty-cycle).

For large-scale simulations, we integrated the output of these models into a memory simulator of the baseline DNN hardware (described in Section II-A). The simulator takes the DNN hardware configuration, dataflow, pre-trained DNN architecture and test samples as inputs. We also built a memory simulator for a TPU-like hardware architecture [4] to validate the proposed aging-mitigation technique across DNN hardware accelerators. The hardware configurations used for the evaluation are presented in Table I. The DNNs used are the AlexNet and the VGG-16 with the ImageNet dataset and a custom network with MNIST dataset. The custom network is composed of two CONV layers and two FC layers, i.e., CONV(16,1,5,5), CONV(50,16,5,5), FC(256,800) and FC(10,256). For each setting the duty-cycles are estimated based on the values observed in 100 inferences. The bias balancing register is defined to be a 4-bit register (i.e., M=4), for all the corresponding cases.

# B. Aging Estimation Results and Comparisons

In this subsection, we analyze the impact of using different aging mitigation policies on the SNM degradation of the 6T-SRAM on-chip weight memory cells after 7 years. We mainly considered four different policies: (1) No aging mitigation, (2) Inversion-based, (3) Barrel shifter-based, and (4) DNN-Life. For the proposed DNN-Life, we consider three different cases: (i) TRBG is not biased and it generates 0s and 1s with equal probability (referred in the results as Bias=0.5); (ii) TRBG is biased and it generates 1s with 0.7 probability, and the aging controller does not have a bias balancing register (referred in the results as *without bias balancing with Bias=0.7*); and (iii) TRBG is biased and it generates 1s with 0.7 probability and the aging controller has a 4-bit bias balancing register (referred in the results as *with bias balancing with Bias=0.7*).

Moreover, we performed experiments considering three different data representation formats for weights: (1) 32-bit floating point format; (2) 8-bit integer format when weights are quantized using symmetric quantization method; and (3) 8-bit integer format when weights are quantized using asymmetric quantization method.

Fig. 9 shows the distributions of SNM degradation in the memory cells obtained using different aging mitigation policies and a pretrained AlexNet model. The Y-axis of each bar graph shows the percentage of the number of cells and the X-axis of each shows SNM degradation levels. Note that, for these experiments, we assumed the baseline DNN accelerator configuration presented in Table I and the dataflow shown in Fig. 5 with f = 8. Also, we assumed that only a single DNN (i.e., the AlexNet) is used for data inference throughout the lifetime of the device. As can be seen in the figure, the inversion-based and barrel shifter-based aging balancing reduce the SNM degradation of the SRAM cells, however, they do not offer minimum SNM degradation (see 2 and 3 in comparison with 1 in Fig. 9). This behavior is observed to be consistent across all the data representation formats (see 2 till 7 in comparison with their respective without aging mitigation graphs in Fig. 9). Specifically, the inversion-based aging balancing offers sub-optimal aging mitigation in case of the 32-bit floating point format (see 2 in Fig. 9), where most of the cells experience around 10.8% SNM degradation (see a

TABLE I: Hardware configurations and settings used in evaluation

	Baseline Accelerator (Section II-A)	TPU-like NPU [4]
Weight memory size	512KB	256KB
Activation memory size	4MB	24MB
PE array size	8 PEs (1 PE = 8 Multipliers)	256 x 256 PEs (1 PE = 1 MAC)
Networks	AlexNet	AlexNet, VGG-16 and Custom




Fig. 11: SNM degradation of 6T-SRAM on-chip weight memory cells of a TPU-like NPU when used for performing inferences using the AlexNet, the VGG-16 and the custom DNN, individually. The networks are quantized to 8-bit format using symmetric range-linear quantization method.

in Fig. 9). However, this is not the ideal scenario as there are 4% cells that experience highest level of SNM degradation (see **b** in Fig. 9) and a few that experience moderate level of SNM degradation (see in Fig. 9). Now, if we analyze the results of the proposed DNN-Life with bias balancing, it offers maximum aging-mitigation (i.e., all the cells experience around 10.8% SNM degradation) in all the cases (see **8**, **9** and **10** in Fig. 9).

Impact of biased TRBG on aging balancing of 6T-SRAM onchip weight memory: Fig. 9 also illustrates the impact of using proposed design without bias correction when the duty-cycle of TRBG is 0.7. As can be seen in the figure, for all the data representation formats, having biased TRBG and no bias correction leads to less reduction in SNM degradation of the 6T-SRAM cells (e.g., see 11) in comparison with 8 in Fig. 9). This behavior is consistent across all the data representation formats.

Impact across different hardware accelerators: Fig. 11 shows the impact of using the proposed aging-mitigation technique for a TPU-like [4] Neural Processing Unit (NPU) architecture that has an on-chip weight FIFO which is four tiles deep, where one tile is equivalent to weights for  $256 \times 256$  PEs. Each PE has a single MAC unit that can perform 8-bit multiplication. For our implementation, we assumed the weight FIFO to be a circular buffer-based design. We performed analysis using the three different networks mentioned earlier. All the DNNs are quantized to 8-bits using post-training symmetric quantization. Considering the dataflow of the NPU, the parameter f was set to 256. As can be seen in Fig. 11, the inversionbased aging mitigation policy offers optimal results for the AlexNet and the VGG-16 networks (see 1) and 2 in Fig. 11). However, when used for the custom DNN, almost all the memory cells experience significant SNM degradation (see 3 in Fig. 11). The barrel shifterbased approach also offer sub-optimal results (see 4 till 6 in Fig. 11). However, the proposed DNN-Life with bias balancing offers maximum aging mitigation (see 7 till 9 in Fig. 11). This shows that DNN-Life can be used for a wide range of DNN accelerators.

# C. Area and Power Results

The area, power and delay characteristics of three different WDEs composed of different aging balancing units are shown in Table II. All three WDEs are designed for 64 bit-width. The barrel shifter-based WDE consumes the most amount of area and power. The proposed design consumes slightly more power and area as compared to the inversion-based WDE. However, as shown in the previous subsection, it offers best aging-mitigation in all the possible scenarios regardless of the size of the given DNN, the data representation format and the on-chip weight memory size. Note that, at hardware level, we realized TRBG using a 5-stage ring oscillator.

TABLE II: Hardware results of different Write Data Encoders (WDEs)

	Delay [ps]	Power [nW]	Area [cell area]
Barrel Shifter based WDE	977.7	345190	9035
Inversion based WDE	811.6	10716	195
Proposed WDE with Aging Mitigation Controller	581.8	13747	295

## VI. CONCLUSION

In this paper, we proposed DNN-Life, an aging-mitigation framework that employs read and write transducers to reduce NBTIinduced aging of 6T-SRAM on-chip weight memory in DNN hardware accelerators. We analyzed different DNN data representation formats at the software-level and their potential for balancing the dutycycle in SRAM cells. Based on the analysis, we proposed a microarchitecture that makes use of a True Random Bit Generator (TRBG) to ensure optimal duty-cycle at runtime, thereby balancing the aging of complimentary parts in 6T-SRAM cells of the weight memory. As a result, our DNN-Life enables efficient aging mitigation of weight memory of a given DNN hardware with minimal energy overhead.

## ACKNOWLEDGMENT

This work is partially supported by Intel Corporation through Gift funding for the project "Cost-Effective Dependability for Deep Neural Networks and Spiking Neural Networks.'

#### REFERENCES

- [1] V. Sze et al., "Efficient processing of deep neural networks: A tutorial and survey,"
- Proceedings of IEEE, vol. 105, no. 12, pp. 2295–2329, 2017.

  M. Capra et al., "Hardware and software optimizations for accelerating deep neural networks: Survey of current trends, challenges, and the road ahead," IEEE Access,
- 2020.
  Y. Chen et al., "Dadiannao: A machine-learning supercomputer," in *IEEE/ACM MICRO Symposium*, 2014, pp. 609–622.
  N. P. Jouppi et al., "In-datacenter performance analysis of a tensor processing unit," in *ACM/IEEE ISCA*, 2017, pp. 1–12.
  P. McLellan. (2019) Hot chips: The biggest chip in the world Accessed: 2019-09-10 [Online] Available:
- P. McLellan. (2019) Hot chips: The biggest chip the world. Accessed: 2019-09-10. [Online]. Availa https://community.cadence.com/cadence\_blogs\_8/b/breakfast-bytes/posts/the-biggest\_big is the vestion. Available:
- nups://community.cadence.com/cadence\_blogs\_8/b/breakfast-bytes/posts/the-biggest-chip-in-the-world J. Henkel et al., "Reliable on-chip systems in the nano-era: Lessons learnt and future trends," in *ACM/ESDA/IEEE DAC*, 2013, p. 99.

  M. Shafique et al., "Robust machine learning systems: Challenges, current trends, perspectives, and the road ahead," *IEEE Design & Test*, vol. 37, no. 2, pp. 30–57, 2020.

- 2020.
  [8] J. Henkel et al., "Thermal management for dependable on-chip systems," in *IEEE ASP-DAC*, 2013, pp. 113–118.
  [9] M. A. Hanif et al., "Robust machine learning systems: Reliability and security for deep neural networks," in *IEEE IOLTS*, 2018, pp. 257–260.
  [10] S. Kim et al., "Matic: Learning around errors for efficient low-voltage neural network accelerators," in *IEEE DATE*, 2018, pp. 1–6.
  [11] K. Kang et al., "Nbti induced performance degradation in logic and memory circuits: How effectively can we approach a reliability solution?" in *IEEE ASP-DAC*, 2008 pp. 726–731.
- DAC, 2008, pp. 726–731.

  D. Gnad et al., "Hayat: Harnessing dark silicon and variability for aging deceleration and balancing," in 2015 52nd ACM/EDAC/IEEE DAC, 2015.
- deceleration and balancing," in 2015 52nd ACM/EDAC/IEEE DAC, 2015.
  [13] J. Shin et al., "A proactive wearout recovery approach for exploiting microarchitectural redundancy to extend cache sram lifetime," in ACM/IEEE SIGARCH Computer Arch. News, vol. 36, no. 3, 2008, pp. 353–362.
  [14] J. Abella et al., "Penelope: The nbti-aware processor," in IEEE/ACM MICRO Symposium. IEEE Computer Society, 2007, pp. 85–96.
  [15] S. Kothawade et al., "Analysis and mitigation of nbti aging in register file: An end-to-end approach," in IEEE ISQED, 2011, pp. 1–7.
  [16] A. Ricketts et al., "Investigating the impact of nbti on different power saving cache strategies," in IEEE DATE, 2010, pp. 592–597.
  [17] T. Siddiqua et al., "Enhancing nbti recovery in sram arrays through recovery boosting," IEEE TVLSI, vol. 20, no. 4, pp. 616–629, 2011.
  [18] B. Zatt et al., "A low-power memory architecture with application-aware power management for motion disparity estimation in multiview video coding," in IEEE/ACM ICCAD, 2011, pp. 40–47.
  [19] T. Jin et al., "Aging-aware instruction cache design by duty cycle balancing," in

- T. Jin et al., "Aging-aware instruction cache design by duty cycle balancing," in *IEEE IVLSI*, 2012, pp. 195–200.

  A. Calimera et al., "Partitioned cache architectures for reduced nbti-induced aging,"

- [20] A. Calimera et al., "Partitioned cache architectures for reduced nbti-induced aging," in *IEEE DATE*, 2011, pp. 1–6.
  [21] M. Shafique et al., "Enaam: Energy-efficient anti-aging for on-chip video memories," in *ACM/IEEE DAC*, 2015, pp. 101:1–101:6.
  [22] A. Delmas et al., "Bit-tactical: Exploiting ineffectual computations in convolutional neural networks: Which, why, and how," *preprint arXiv:1803.03688*, 2018.
  [23] J. Li et al., "Smartshuttle: Optimizing off-chip memory accesses for deep learning accelerators," in *IEEE DATE*, 2018, pp. 343–348.
  [24] D. Lin et al., "Fixed point quantization of deep convolutional networks," in *ICML*, 2016, pp. 2849–2858.
  [25] M. Shafique et al., "Content-aware low-power configurable aging mitigation for sram memories," *IEEE Transactions on Computers*, vol. 65, no. 12, pp. 3617–3630, 2016.
- K. Agarwal et al., "Statistical analysis of sram cell stability," in *ACM/IEEE DAC*, 2006, pp. 57–62.