

Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design

Yutaka Masuda Jun Nagayama TaiYu Cheng Tohru Ishihara Yoichi Momiyama Masanori Hashimoto
Nagoya University Socionext Inc. Osaka University Nagoya University Socionext Inc. Osaka University
E-mail:masuda@ertl.jp

Abstract—This work proposes a design methodology that saves the power under voltage over-scaling (VOS) operation. The key idea of the proposed design methodology is to combine critical path isolation (CPI) and bit-width scaling (BWS) under the constraint of computational quality, e.g., Peak Signal-to-Noise Ratio (PSNR). Conventional CPI inherently cannot reduce the delay of intrinsic critical paths (CPs), which may significantly restrict the power saving effect. On the other hand, the proposed methodology tries to reduce both intrinsic and non-intrinsic CPs. Therefore, our design dramatically reduces the supply voltage and power dissipation while satisfying the quality constraint. Moreover, for reducing co-design exploration space, the proposed methodology utilizes the exclusiveness of the paths targeted by CPI and BWS, where CPI aims at reducing the minimum supply voltage of non-intrinsic CP, and BWS focuses on intrinsic CPs in arithmetic units. From this key exclusiveness, the proposed design splits the simultaneous optimization problem into three sub-problems; (1) the determination of bit-width reduction, (2) the timing optimization for non-intrinsic CPs, and (3) investigating the minimum supply voltage of the BWS and CPI-applied circuit under quality constraint, for reducing power dissipation. Thanks to the problem splitting, the proposed methodology can efficiently find quality-constrained minimum-power design. Evaluation results show that CPI and BWS are highly compatible, and they significantly enhance the efficacy of VOS. In a case study of GPGPU processor, the proposed design saves the power dissipation by 42.7% for an image processing and by 51.2% for a neural network inference workload.

Index Terms—critical path isolation, bit-width scaling, voltage over-scaling, approximate computing

I. INTRODUCTION

Approximate computing has recently emerged as a promising approach to energy-efficient design of digital systems [1]–[3]. While the conventional systems require fully precise and completely deterministic computation, approximate computing allows some loss of quality or optimality in the computed result. This concept is suitable for a wide range of applications such as digital signal processing, image, audio, and video processing, graphics, wireless communications, and machine learning. By exploiting the inherent resilience of those applications, approximate computing techniques substantially improve energy efficiency (e.g., [1]).

As one of the approximate computing techniques aiming at low-power design, voltage over-scaling (VOS) has been widely studied [4]–[7]. VOS aggressively reduces the supply voltage and thus dramatically saves the dynamic power dissipation. Since VOS may cause timing errors in the circuit due to the supply voltage reduction, designers should carefully investigate




Fig. 1. Expected power savings thanks to the proposed design methodology.

whether these potential timing errors cause fatal system failures or not. For keeping correct operations under VOS, two types of approaches have been proposed; (1) add error-resilient mechanisms, and (2) optimize the timing design.

The first approach introduces error-tolerant mechanisms to the original circuit for recovering occurred errors (e.g., [4], [8]). Although the first approach could satisfy the constraint of computational quality thanks to the recovery mechanisms, such additional circuits may induce large area overhead, e.g., 20% in [8]. The second approach manipulates the timing design for reducing the number of critical paths (e.g., [5], [9]). Masuda *et al.* proposed a critical path isolation (CPI) method that gives timing slacks to active critical paths (CPs) and reduces the number of CPs for lowering the supply voltage [9]. They report that CPI reduced the supply voltage by 25% with 1.4% area overhead. However, we found that inherently CPI cannot reduce the delay of intrinsic CPs, which already consist of wide cells and low- V_{th} cells. In other words, if these intrinsic CPs affect the computational quality, CPI may not reduce the supply voltage, which severely restricts the power saving effect under VOS. To the contrary, if we could reduce intrinsic CPs, we can expect further supply voltage reduction.

This work proposes a design methodology that saves the power dissipation under VOS operation. The key idea of the proposed design methodology is to combine CPI [9] and bit-width scaling (BWS) [10], [11]. BWS reduces the bit width of data representation and thus reduces the delay of the target data paths. Figure 1 illustrates the expected power saving effects of the proposed design under the constraint of computation quality, e.g., Peak Signal-to-Noise Ratio (PSNR) in image process domain. In the naive VOS without any timing optimization, the computational quality degrades sharply due to a number of non-intrinsic CPs. In Fig. 1(a), conventional CPI mitigates the quality degradation by VOS thanks to the delay reduction of

the non-intrinsic CPs. On the other hand, the proposed design tries to reduce the delay of both intrinsic and non-intrinsic CPs by incorporating BWS and CPI. Then, the proposed design is expected to achieve graceful degradation drawn in blue and attain a better trade-off regarding power dissipation under the quality constraint. Similarly, compared with conventional BWS in Fig. 1(b), the proposed design further reduces the supply voltage and power dissipation since CPI increases the timing slack of non-intrinsic CPs and reduces timing errors in them.

Here, BWS is one of the approximate computing techniques and it sacrifices a certain amount of computation quality by degrading the precision. Thus, for minimizing the power dissipation under the quality constraint, a designer needs to carefully determine the design parameters including the amount of bit-width reduction, the CPI methodology, and the supply voltage. On the other hand, an explicit simultaneous optimization is difficult concerning computational time since the computation quality has a non-linear relationship to the circuit structure and supply voltage, and then estimating the minimum supply voltage under VOS requires a long computational time.

For efficiently solving the co-design optimization problem, the proposed design methodology utilizes the exclusiveness of the paths targeted by CPI and BWS, where CPI aims at non-intrinsic CPs and BWS focuses on intrinsic CPs in arithmetic units. Thanks to this exclusiveness of the target paths, we can individually explore the design space of CPI and BWS, which leads us a lightweight co-design optimization methodology. The proposed methodology solves the co-design optimization problem with three steps; (1) the determination of bit-width reduction (BWS), (2) the timing optimization for non-intrinsic CPs (CPI), and (3) investigating the minimum supply voltage of the BWS and CPI-applied circuit under quality constraint, for reducing power dissipation. Based on this approach, we can efficiently solve the problem of finding quality-constrained minimum-power design.

The main contributions of this work include (1) the design methodology using CPI and BWS toward quality-aware minimum-power VOS, and (2) quantitative evaluation of the power saving effects thanks to the proposed design under several PVTAs corners. To the best of our knowledge, this is the first work that optimizes the design by incorporating CPI and BWS for overcoming the limitation of conventional CPI. Moreover, for efficiently finding the low-power design under VOS, the proposed design methodology exploits the exclusiveness of target CPs between CPI and BWS to reduce co-design exploration space. Experimental results show that BWS and CPI are highly compatible and they enhance and provide significant power saving effects.

The rest of this paper is organized as follows. Section II explains assumed BWS and CPI and formulates the design optimization problem. Section III proposes the design methodology which incorporates CPI and BWS. Section IV demonstrates power saving effects thanks to the proposed design methodology. Lastly, concluding remarks are given in Sect. V.

II. ASSUMPTION AND PROBLEM FORMULATION

The proposed design methodology for VOS consists of BWS and CPI. Section II-A explains the assumed BWS and CPI. Then, Sect. II-B formulates the design optimization problem.

A. Assumed BWS and CPI

First, we explain the assumed BWS. In this work, we assume to run various workloads and thus adopt the bit-width tunable methodology as shown in Fig. 2. Also, we assume that the supply voltage and bit width can be dynamically tuned for each chip and running workload individually to exploit the chip and workload-dependent margin for power minimization under quality constraint.

Let us explain Fig. 2. The number of bit-width reduction N_{red} is specified by a control signal. Then, the bottom N_{red} bits are replaced to a user-defined specific value, e.g. 0000, and the replaced bits are given to the arithmetic unit. In this case, paths starting from the replaced bits become false paths and do not toggle in the arithmetic unit. Hence, the dynamic power dissipation and delay of CPs could be reduced. Note that if N_{red} becomes large, the larger power/delay reduction can be obtained but loss of computational quality also enlarges. Therefore, we need to choose appropriate N_{red} from the trade-off between computational quality and the power/delay reduction. In Sect. III-B, we will explain how to determine N_{red} .

Figure 3 shows the assumed CPI. In a conventional design, negative timing slack is cured by up-sizing and buffering, while positive timing slack is traded off for area and power reduction. As a result, many non-CPs become CPs, which are called non-intrinsic CPs. On the other hand, CPI increases the




Fig. 2. Assumed BWS. In BWS operation, bottom bits will be replaced to the user-defined value. Paths starting from replaced bits become false paths and will not toggle in the arithmetic unit.




Fig. 3. Assumed FF-based CPI with re-synthesis.

timing slack of non-intrinsic CPs. In this case, timing error occurrence in these paths is dramatically reduced compared to the conventional circuit, which is the main advantage of CPI.

Here, it should be noted that CPI partially loses the power and area reduction acquired by the conventional design optimization. From this sense, we need to find a better trade-off relation regarding the minimum supply voltage under VOS, power, and area. For pursuing the better trade-off, this work targets active CPs, i.e. paths actually causing timing errors, where a similar consideration is found in literature [5], [9], [12]. Also, we refer to [9] and adopt FF-based CPI; assigns manipulated setup delay constraints to FFs, and re-synthesizes the design as an engineering change order (ECO) process. Note that path-based CPI is not efficient since the number of paths in a circuit is huge. Section III-C will explain how to determine the delay constraint for target FFs.

B. Problem Formulation for Voltage Over-Scaled Design

Based on the discussion in Sect. II-A, we formulate the design optimization of the main logic circuit under VOS.

- Input
 - one pre-CPI circuit
 - N_W workloads
- Output
 - one circuit to which CPI and BWS are applied
- Objective
 - Minimize: V_{dd_i} for each i ($1 \leq i \leq N_W$)
- Constraints
 - $Quality_i \geq Quality_i^{\min}$ ($1 \leq i \leq N_W$)
 - $Area \leq Area^{\max}$
 - $N_{LowVth} \leq N_{LowVth}^{\max}$
- Variables
 - N_{red_i} ($1 \leq i \leq N_W$)
 - D_{FF_j} ($1 \leq j \leq N_{FF}$)

The input of this problem is one pre-CPI circuit and N_W workloads, and the output is one synthesized design incorporating CPI and BWS. The objective of this problem is to minimize the supply voltage for each assumed workload aiming at the power minimization. The design constraints are computational quality ($Quality_i^{\min}$), area ($Area^{\max}$), and the number of low-Vth cells (N_{LowVth}^{\max}). In other words, we aim to implement BWS and CPI so that the designed circuit can achieve the target quality for assumed N_W workloads under area and power constraints. Note that we assume these constraints are given by the designer according to the requirement for the target circuit. The variable N_{red_i} means the number of bit-width reduction for the i -th workload. The variable D_{FF_j} is given to the re-synthesis ECO as a maximum delay constraint for j -th FF_j . N_{FF} is the number of FFs in the circuit. In summary, the pair of N_{red_i} and V_{dd_i} needs to be examined for each workload and D_{FF_j} should be carefully tuned taking into account N_W workloads.

III. PROPOSED DESIGN METHODOLOGY

In this section, we propose a design methodology to solve the problem described in the previous section.

A. Overview

A difficulty in solving the formulated problem is the non-linear relationships among $Area$, V_{dd_i} , $Quality_i$, N_{LowVth} , N_{red_i} , and D_{FF_j} . Also, the evaluations of $Area$, V_{dd_i} , and $Quality_i$ need relatively long computational time, and hence an explicit optimization is difficult concerning computational time. Here, please remind that CPI and BWS reduce the minimum supply voltage for different parts of the target circuit, i.e. CPI targets non-intrinsic CPs and BWS focuses on intrinsic CPs in arithmetic units. This exclusiveness guides us a lightweight design methodology which efficiently reduces the co-design exploration space. Namely, the simultaneous optimization of CPI and BWS for the supply voltage minimization could be split into sub-problems.

Based on the above consideration, this work proposes a three-stage design flow. The first stage finds the maximum number of N_{red_i} under the quality constraint. The second stage determines the set of D_{FF_j} for successive CPI under constraints of area and leakage power. After BWS and CPI are implemented, in the third stage, the supply voltage of the designed circuit is swept for minimizing power dissipation of each workload. We highlight that the simpleness of the proposed flow originates from the favorite exclusive property between CPI and BWS. The following subsections explain the first and second stages.

B. N_{red_i} Determination

First, N_{red_i} is determined for each i -th workload. This stage aims to reduce the intrinsic CP delay and dynamic power dissipation in target arithmetic units as much as possible. Such a reduction enhances the supply voltage reduction effect by CPI. Therefore, the proposed flow investigates the maximum N_{red_i} for improving the effectiveness of CPI.

An important consideration here is that the maximum N_{red_i} varies depending on the quality constraint and workloads. In addition, this N_{red_i} can be derived without timing analysis since functional simulation, e.g. instruction set simulation or register transfer level (RTL) simulation, provides the upper bound. Therefore, the first stage runs functional simulation, evaluates the trade-off curve between N_{red_i} and the computational quality, and determines the maximum N_{red_i} where the target quality is satisfied.

C. D_{FF_j} Determination

Then, the proposed design methodology determines the set of D_{FF_j} . Figure 4 shows a CPI flow, which is adopted in this work. Note that other strategies for D_{FF_j} determination, e.g. the methodology proposed in [9], can be similarly utilized.

First, let us explain CPI-target FFs. In Fig. 4, after extracting active FFs from the given BWS circuit and N_W workloads, the proposed methodology takes two types of constraints for ECO re-synthesis. The first constraint targets active-endpoint FFs, which is similar to the conventional CPI [9]. The second constraint focuses on top k bits of the input to the BWS-target arithmetic unit for eliminating the non-intrinsic CPs, where how to determine k will be discussed below.

Figure 5 depicts the motivation of the second constraint, i.e. startpoint-aware CPI. Let us suppose that BWS targets bottom




Fig. 4. Overview of the CPI flow.




Fig. 5. Startpoint-aware CPI for reducing non-intrinsic CPs in the BWS-target arithmetic unit.

N_{red} bits of the input as an example. Since the assumed BWS is tunable, the BWS module may have intrinsic CPs for realizing an exact calculation, e.g. from the least significant bit (LSB) of the input to the most significant bit (MSB) of the output. In this case, the paths starting from top $(N_{bit} - N_{red})$ bits of the input may become non-intrinsic CPs due to the timing optimization. Note that N_{bit} is the bit width of the input. If the MSB of the output is an endpoint of these non-intrinsic CPs, conventional endpoint-based CPI could not reduce the delay of these CPs well since the MSB is also an endpoint FF of intrinsic CPs. On the other hand, with our strategy, CPI can reduce non-intrinsic CPs starting from top $(N_{bit} - N_{red})$ bits. Therefore, the supply voltage and thus power dissipation can be further reduced. Section IV-B2 will examine the supply voltage reduction effects thanks to the second startpoint-aware constraint. Note that, for taking into account different N_{red_i} under various workloads, we set k with the following equation.

$$k = N_{bit} - \min(N_{red_1}, \dots, N_{red_{N_W}}). \quad (1)$$

In Eq. (1), $\min(N_{red_1}, \dots, N_{red_{N_W}})$ means the minimum number of bit-width reduction derived from assumed workloads. Namely, we conservatively determine k so that CPI can eliminate non-intrinsic CPs in the BWS-target unit even for the workload with the minimum value of N_{red} .

Next, the value of maximum delay constraint, D_{FF_j} , is discussed. When we continue to reduce the worst delay of

the target FFs, some FFs will not satisfy the specified delay constraint at a certain stage. In this case, such delay-limiting FFs determine the maximum delay of the circuit. In other words, once we find these FFs and derive the achievable delay reduction, we could skip the further ECO re-synthesis, which contributes to eliminating redundant ECO process.

Taking into account the above discussion, our flow gives an identical constraint regarding the maximum delay, i.e. D , for each CPI-target FF as described in Fig. 4. This approach finds the delay-limiting FF and thus generates the CPI circuit whose worst delay is decreased as much as possible. We repeatedly update D with reducing by ΔD and run ECO re-synthesis with checking the timing slack, the number of low-V_{th} cells, and the area. Note that the amount of the delay reduction step, i.e. ΔD , can be tuned by designers under given design time. Once the ECO re-synthesis generates the circuit having negative timing slack, we can exit from CPI since the delay-limiting FFs reject further delay reduction. Note that, our flow checks the area and the number of low-V_{th} cells of the synthesized circuit for satisfying constraints of the design optimization problem discussed in Sect. II-B.

IV. EXPERIMENTAL EVALUATION

This section experimentally evaluates the power saving of the proposed design. Section IV-A explains the evaluation setup. Section IV-B shows the power saving effects and demonstrates the proposed design achieves the lower power dissipation compared with naive VOS and conventional CPI and BWS.

A. Evaluation Setup

In this work, we used Nyuzi processor, which is an open-source processor for GPGPU applications [13]. This circuit was designed by a commercial logic synthesis tool with a 45 nm Nangate standard cell library. The minimum clock period of the synthesized circuit at the worst corner is 1.24 ns. As for workloads, we selected two programs; (1) Mandelbrot set drawing and (2) neural network inference with Fourclass dataset [14], which is a simple 2-D classification problem. In the Fourclass workload, we prepare a 3-layer neural network structure which includes 1 hidden layer. The number of neurons in the input layer, hidden layer, and output layer is set to 2, 8, and 2, respectively. We adopt Rectified Linear Unit (ReLU) as the activation function of hidden layer. In our experiment, as quality constraints ($Quality^{\min}$), we set 30 dB of PSNR for Mandelbrot and 98% test accuracy for Fourclass. Note that the above $Quality^{\min}$ is just an example, and the proposed design methodology can cope with other constraints similarly.




Fig. 6. The relation between N_{red} and $Quality^{\min}$.




Fig. 7. Power saving effects of the proposed design from the conventional (a) CPI and (b) BWS. (a) From conventional CPI, the proposed design reduces the power dissipation thanks to BWS. (b) From conventional BWS, the proposed design mitigates the quality degradation slope thanks to CPI.

We incorporated BWS and CPI to the baseline Nyuzi processor. This paper focuses on floating-point units (FPUs) since FPUs are known as the power-hungry unit [15] and they often include intrinsic CPs. Note that floating-point numbers are expressed by 32 bits in the Nyuzi processor. Then, we reduced the bit width of the mantissa in the FPUs and performed the RTL simulation for determining N_{red} . Figure 6 shows the simulation result when replacing the bottom N_{red} bits with the value "0". From Fig. 6, we can see that Nyuzi satisfies $Quality^{min}$ under condition that $N_{red} \leq 13$ in Mandelbrot and $N_{red} \leq 20$ in Fourclass case. From these results, we set N_{red} to 13 for Mandelbrot and 20 for Fourclass, respectively. We should note that PSNR becomes ∞ when the image has an identical set of pixel values with golden results. For visualizing such a case, we set the upper bound of PSNR to 50 dB in Fig. 6(a).

Then, CPI was performed to the synthesized circuit. We repeatedly performed ECO synthesis by decreasing the maximum delay of target FFs according to the design flow in Sect III-C. Constraints of area ($Area^{max}$) and the number of low-Vth cells (N_{LowVth}^{max}) were set to 101.0% and 103.0% of the baseline circuit. The delay update for re-synthesis constraint (ΔD) was set to 10 ps. Note that the proposed design methodology can work similarly with other settings. For the baseline design, BWS design, CPI design, and the proposed design, we fixed the clock period to 1.24 ns and performed the VOS logic simulation. Then, we analyzed power dissipation for each pair of the circuit and the supply voltage, and obtained the trade-off curve between the power dissipation and quality.

B. Evaluation Results

This subsection first shows power savings thanks to the proposed design, and then discusses the effectiveness of CPI and BWS, respectively.

1) *Power Saving Effects*: Figure 7 shows the trade-off curves between the power dissipation and constraints, i.e. PSNR and test accuracy. In this figure, the black plots represent the naive VOS which reduces the supply voltage without any timing optimization. Also, red, green, and blue plots correspond to the conventional CPI, the conventional BWS, and the proposed design, respectively. As a baseline, we note that the conventional worst-case design without VOS consumes 450.0 mW in Mandelbrot and 567.5 mW in Fourclass. In this section, we examine our evaluation results from the following two aspects; (1) overall power saving effect thanks to the proposed

design, and (2) difference of the power dissipation between the proposed, conventional CPI, and conventional BWS design.

First, we compare the black and blue plots for clarifying the overall power saving effects. Figure 7 shows that the proposed design saves power dissipation while keeping the quality constraint. For example, in Fig. 7(a-1), the proposed design achieves the quality constraint of 30 dB at the power of 257.8 mW, whereas the conventional VOS design consumed 427.2 mW. In other words, the proposed design achieved 42.7% power savings from 450.0 mW to 257.8 mW whereas the naive VOS achieved only 5.1% power savings from 450.0 mW to 427.2 mW. Similarly, in Fourclass case, the proposed design saves the power dissipation by 51.2% from 567.5 mW to 277.4 mW as shown in Fig. 7(a-2). Compared with the baseline circuit, the proposed design increased the number of low-Vth cells by 0.11% but decreased the area by 0.58%.

Next, we compare the conventional CPI, conventional BWS, and the proposed design. Figure 7 shows that the proposed design further improves power dissipation from the conventional CPI and BWS. For example, from Fig. 7(a), the proposed design achieved 22.3% and 38.7% power savings compared with the conventional CPI. Similarly, compared with the conventional BWS, we can see that the proposed design saves the power dissipation by 31.0% in Mandelbrot and 35.9% in Fourclass case as shown in Fig. 7(b). These power saving effects reveal that BWS and CPI are highly compatible and the optimization of BWS and CPI significantly enhances the efficacy of VOS.

2) *Discussion*: The evaluation results for power dissipation in Sect. IV-B1 showed that the proposed design saved power significantly. Let us investigate the results in detail.

First, we examine the power saving effects by the proposed design in terms of the supply voltage reduction thanks to the proposed design. Figure 8 shows the trade-off curves between the supply voltage and the computational quality. We can see that the proposed design achieves the target quality at a lower supply voltage compared with the naive VOS, conventional CPI, and conventional BWS. For example, in Fig. 8(a), the proposed design achieves the target quality at a supply voltage of 0.93 V, whereas the naive VOS requires 1.07 V operation, which means the proposed design achieves 13.0% supply voltage reduction from the naive VOS. Thanks to the supply voltage reduction, the circuit power dissipation is dramatically reduced as shown in Fig. 7. Also, these results suggest that the

reduction of both intrinsic and non-intrinsic CPs is crucially important for enhancing the efficacy of quality-aware VOS.

Figure 9 compares the supply voltage reduction of BWS circuit with conventional endpoint-based CPI and with our CPI strategy in Sect. III-C. From Fig. 9, we can see that our startpoint-aware CPI further contributes to reducing the supply voltage compared with the conventional CPI. For example, in the Mandelbrot case, our proposed design increases the supply voltage reduction effects by 70 mV from 100 mV to 170 mV. This result indicates that our CPI cooperates with the tunable BWS well and hence their co-design optimization dramatically reduces CPs and thus the supply voltage.

Lastly, this section examines the power saving effect thanks to CPI at different PVTA corners. We replaced the corner information in liberty files from the worst corner to the typical corner, and then swept the supply voltage for finding the minimum supply voltage, where the optimized circuit design was unchanged. Note that the clock period was fixed to 1.24 ns and only the corner information was substituted. By changing the corner information, the delay slope and sensitivity of each gate in the circuit dramatically vary. Therefore, the dependability of the proposed design against delay variability can be experimentally evaluated.

Figure 10 shows the comparison results between the proposed design and the conventional BWS. From Fig. 10, we can see that the proposed design saves power dissipation thanks to CPI even at the typical corner. For example, from




Fig. 8. The supply voltage reduction thanks to the proposed design in Mandelbrot case. (a) from conventional CPI and (b) from conventional BWS.




Fig. 9. Comparison of supply voltage reduction between conventional endpoint-based CPI with BWS and the proposed design.




Fig. 10. Power saving effects thanks to the proposed design at a typical corner. in (a) Mandelbrot and (b) Fourclass case.

Fig. 10(a), proposed design saves power dissipation by 21.1% from 168.5 mW to 133.0 mW. From the above, we experimentally confirmed that the proposed design made the significant power savings even when operating at different PVTA corners. We expect that such a variation-tolerant design is useful for self-tuning design such as dynamic frequency voltage scaling (DVFS) [16] and adaptive voltage scaling (AVS) [17].

V. CONCLUSION

This work proposed a design methodology that saves the power under VOS operation. The key idea of the proposed design is to combine CPI and BWS. Evaluation results show that BWS is highly compatible with CPI and they dramatically enhance the efficacy of VOS. In the case study of GPGPU processor, the proposed design saves the power dissipation by 42.7% in an image processing workload and 51.2% in a neural network inference workload.

ACKNOWLEDGEMENT

This work was partially supported by JSPS KAKENHI Grant Number JP19K24341 and JP20K19767.

REFERENCES

- [1] J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," *Proc. ETS*, pp. 1-6, 2013.
- [2] V. K. Chippa, S. T. Chakradhar, K. Roy, and A. Raghunathan, "Analysis and characterization of inherent application resilience for approximate computing," *Proc. DAC*, pp. 1-9, 2013.
- [3] Q. Xu, T. Mytkowicz, and N. S. Kim, "Approximate computing: A survey," *IEEE Design & Test*, vol. 33, no. 1, pp. 8-22, 2016.
- [4] R. Hegde and N. R. Shanbhag, "Soft digital signal processing," *IEEE TVLSI*, vol. 9, no. 6, pp. 813-823, 2001.
- [5] A. B. Kahng, S. Kang, R. Kumar, and J. Sartori, "Slack redistribution for graceful degradation under voltage overscaling," *Proc. ASPDAC*, pp. 825-831, 2010.
- [6] V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, "IMPACT: Imprecise adders for low-power approximate computing," *Proc. ISLPED*, pp. 409-414, 2011.
- [7] R. Ragavan, B. Barrois, C. Killian, and O. Sentieys, "Pushing the limits of voltage over-scaling for error-resilient applications," *Proc. DATE*, pp. 476-481, 2017.
- [8] B. Shim, S. R. Sridhara, and N. R. Shanbhag, "Reliable low-power digital signal processing via reduced precision redundancy," *IEEE TVLSI*, vol. 12, no. 5, pp. 497-510, 2004.
- [9] Y. Masuda, M. Hashimoto, and T. Onoye, "Critical path isolation for time-to-failure extension and lower voltage operation," *Proc. ICCAD*, pp. 1-8, 2016.
- [10] K. Kunaparaju, S. Narasimhan, and S. Bhunia, "VaROT: Methodology for variation-tolerant DSP hardware design using post-silicon truncation of operand width," *Proc. VLSID*, pp. 310-315, 2011.
- [11] D. Kim, J. Kung, and S. Mukhopadhyay, "A power-aware digital multi-layer perceptron accelerator with on-chip training based on approximate computing," *IEEE TETC*, vol. 5, no. 2, pp. 164-178, 2017.
- [12] S. Ghosh, S. Bhunia, and K. Roy, "CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation," *IEEE TCAD*, vol. 26, no. 11, pp. 1947-1956, 2007.
- [13] J. Bush, NyuziProcessor Source code. <https://github.com/jbush001/NyuziProcessor>, 2015.
- [14] C. Chang and C. Lin, Fourclass, 1996. <https://www.csie.ntu.edu.tw/~cjlin/libsvmtools/datasets/binary.html>.
- [15] T. Cheng, J. Yu, and M. Hashimoto, "Minimizing power for neural network training with logarithm-approximate floating-point multiplier," *Proc. PATMOS*, pp. 91-96, 2019.
- [16] T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," *IEEE JSSC*, vol. 35, no. 11, pp. 1571-1580, 2000.
- [17] K. A. Bowman *et al.*, "A 45 nm resilient microprocessor core for dynamic variation tolerance," *IEEE JSSC*, vol. 46, no. 1, pp. 194-208, 2011.