

DATE Best Paper Awards

Each year the Design, Automation and Test in Europe Conference presents awards to the authors of the best papers. The selection is performed by the award committee composed of the Track Chairs Cristiana Bolchini, Theocharis Theocharides, Jaume Abella and Valeria Bertacco and the following members: Borzoo Bonakdarpour, Andrea Calimera, Ramon Canal, Luca Carloni, Alessandro Cimatti, Ayse Coskun, Nikil Dutt, Ioannis Papaefstathiou, Dionisios Pnevmatikatos, Davide Quaglia, Muhammad Shafique, Olivier Sentieys, Luis Miguel Silveira, Juergen Teich, Vasileios Tenentes, Jerzy Tyszer, Arnaud Virazel.

The **DATE 2020** best papers are:

D Track

Impact of Magnetic Coupling and Density on STT-MRAM Performance

*Lizhou Wu¹; Siddharth Rao²; Mottaqiallah Taouil¹; Erik Jan Marinissen²;
Gouri Sankar Kar²; Said Hamdioui¹*

1 Delft University of Technology, 2 IMEC

A Track

A Flexible and Scalable NTT Hardware:

Applications from Homomorphically Encrypted Deep Learning to Post-Quantum Cryptography

*Ahmet Can Mert¹; Emre Karabulut²; Erdinc Ozturk¹; Erkay Savas¹;
Michela Becchi²; Aydin Aysu²*

1 Sabanci University, 2 North Carolina State University

T Track

DEFCON: Generating and Detecting Failure-prone Instruction Sequences via Stochastic Search

*Ioannis Tsiokanos¹; Lev Mukhanov²; Giorgis Georgakoudis³;
Dimitrios S. Nikolopoulos⁴; Georgios Karakonstantis¹*

*1 Queen's University Belfast, 2 QUB, 3 Lawrence Livermore National Laboratory,
4 Virginia Tech*

E Track

Statistical Time-based Intrusion Detection in Embedded Systems

*Nadir Carreon Rascon; Allison Gilbreath; Roman Lysecky
University of Arizona*

Best Paper Award Nominations

D Track

Fast and Accurate DRAM Simulation: Can we Further Accelerate it?

Johannes Feldmann¹; Matthias Jung²; Kira Kraft¹; Lukas Steiner¹; Norbert Wehn¹
1 TU Kaiserslautern, 2 Fraunhofer IESE

ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning

Davide Giri; Kuan-Lin Chiu; Giuseppe Di Guglielmo; Paolo Mantovani; Luca Carloni
Columbia University

Verification Runtime Analysis: Get the Most Out of Partial Verification

Martin Ring¹; Fritjof Bornbebusch¹; Christoph Lüth^{1,2}; Robert Wille³; Rolf Drechsler^{1,2}
1 DFKI, 2 University of Bremen, 3 Johannes Kepler University Linz

Gap-free Processor Verification by S²QED and Property Generation

Keerthikumara Devarajegowda¹; Mohammad Rahmani Fadiheh²; Eshan Singh³; Clark Barrett³; Subhasish Mitra³; Wolfgang Ecker¹; Dominik Stoffel²; Wolfgang Kunz²
1 Infineon Technologies, 2 TU Kaiserslautern, 3 Stanford University

GANAs: Graph Convolutional Network Based Automated Netlist Annotation
for Analog Circuits

*Kishor Kunal¹; Tonmoy Dhar¹; Meghna Madhusudan¹; Jitesh Poojary¹; Arvind Sharma¹;
Wenbin Xu²; Steven Burns³; Jiang Hu²; Ramesh Harjani¹; Sachin S. Sapatnekar¹*
1 University of Minnesota, 2 Texas A&M University, 3 Intel Corporation

Backtracking Search for Optimal Parameters of a PLL-based True Random Number Generator

Brice Colombier; Nathalie Bochard; Florent Bernard; Lilian Bossuet
University of Lyon

GRAMARCH: A GPU-ReRAM based Heterogeneous Architecture
for Neural Image Segmentation

*Biresh Kumar Joardar¹; Nitthilan Kannappan Jayakodi¹; Jana Doppa¹; Partha Pratim Pande¹;
Hai (Helen) Li²; Krishnendu Chakrabarty³*
1 Washington State University, 2 Duke University/TUM-IAS, 3 Duke University

PSB-RNN: A Processing-in-Memory Systolic Array Architecture
using Block Circulant Matrices for Recurrent Neural Networks

*Nagadastagiri¹; Sahithi Rampalli¹; Makesh Tarun Chandran¹; Gurpreet Singh Kalsi²; John
(Jack) Sampson¹; Sreenivas Subramoney²; Vijaykrishnan Narayanan¹*
1 The Pennsylvania State University, 2 Processor Architecture Research Lab, Intel Labs

A Learning-Based Thermal Simulation Framework
for Emerging Two-Phase Cooling Technologies
*Zihao Yuan¹; Geoffrey Vaartstra²; Prachi Shukla¹; Zhengmao Lu²; Evelyn Wang²; Sherief
Reda³; Ayse Coskun¹*
1 Boston University, 2 Massachusetts Institute of Technology, 3 Brown University

ProxSim: Simulation Framework for Cross-Layer Approximate DNN Optimization
Cecilia De la Parra¹; Andre Guntoro¹; Akash Kumar²
1 Robert Bosch GmbH, 2 TU Dresden

A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs
*Ankita Nayak; Keyi Zhang; Raj Setaluri; Alex Carsello; Makai Mann; Stephen Richardson; Rick
Bahr; Pat Hanrahan; Mark Horowitz; Priyanka Raina*
Stanford University

Floating Random Walk Based Capacitance Solver for VLSI Structures
with Non-Stratified Dielectrics
Mingye Song; Ming Yang; Wenjian Yu
Tsinghua University

Ternary Compute-Enabled Memory based on Ferroelectric Transistors
for Accelerating Deep Neural Networks
Sandeep Krishna Thirumala; Shubham Jain; Sumeet Gupta; Anand Raghunathan
Purdue University

Impact of Magnetic Coupling and Density on STT-MRAM Performance
*Lizhou Wu¹; Siddharth Rao²; Mottaqiallah Taouil¹; Erik Jan Marinissen²;
Gouri Sankar Kar²; Said Hamdioui¹*
1 Delft University of Technology, 2 IMEC

A Track

GenieHD: Efficient DNA Pattern Matching Accelerator Using Hyperdimensional Computing
Yeseong Kim; Mohsen Imani; Niema Moshiri; Tajana Rosing
University of California San Diego

Achieving Determinism in Adaptive AUTOSAR
Christian Menard¹; Andres Goens¹; Marten Lohstroh²; Jeronimo Castrillon¹
1 TU Dresden, 2 University of California, Berkeley

A Flexible and Scalable NTT Hardware: Applications from Homomorphically Encrypted Deep
Learning to Post-Quantum Cryptography
*Ahmet Can Mert¹; Emre Karabulut²; Erdinc Ozturk¹; Erkay Savas¹;
Michela Becchi²; Aydin Aysu²*
1 Sabanci University, 2 North Carolina State University

AntiDOte: Attention-based Dynamic Optimization for Neural Network Runtime Efficiency
Fuxun Yu¹; Chenchen Liu²; Di Wang³; Yanzhi Wang¹; Xiang Chen¹
1 George Mason University, 2 University of Maryland, 3 Microsoft

Go Unary: A Novel Synapse Coding and Mapping Scheme
for Reliable ReRAM-based Neuromorphic Computing
Chang Ma; Yanan Sun; Weikang Qian; Ziqi Meng; Rui Yang; Li Jiang
Shanghai Jiao Tong University

T Track

On Improving Fault Tolerance of Memristor Crossbar Based Neural Network Designs
by Target Sparsifying
Song Jin¹; Songwei Pei²; Yu Wang¹
1 North China Electric Power University,
2 Beijing University of Posts and Telecommunications

Synthesis of Fault-Tolerant Reconfigurable Scan Networks
Sebastian Brandhofer; Michael Kochte; Hans-Joachim Wunderlich
University of Stuttgart

DEFCON: Generating and Detecting Failure-prone Instruction Sequences
via Stochastic Search
Ioannis Tsiokanos¹; Lev Mukhanov²; Giorgis Georgakoudis³;
Dimitrios S. Nikolopoulos⁴; Georgios Karakonstantis¹
1 Queen's University Belfast, 2 QUB, 3 Lawrence Livermore National Laboratory,
4 Virginia Tech

Thermal-Cycling-aware Dynamic Reliability Management in Many-Core System-on-Chip
Mohammad-Hashem Haghbayan¹; Antonio Miele²; Zhuo Zou³;
Hannu Tenhunen¹; Juha Plosila¹
1 University of Turku, 2 Politecnico di Milano,
3 Nanjing University of Computer Science and Technology

E Track

Deeper Weight Pruning without Accuracy Loss in Deep Neural Networks
Byungmin Ahn; Taewhan Kim
Seoul National University

ACOUSTIC: Accelerating Convolutional Neural Networks
through Or-Unipolar Skipped Stochastic Computing
Wojciech Romaszkan; Tianmu Li; Tristan Melton; Sudhakar Pamarti; Puneet Gupta
University of California Los Angeles

Statistical Time-based Intrusion Detection in Embedded Systems
Nadir Carreon Rascon; Allison Gilbreath; Roman Lysecky
University of Arizona

Energy-efficient runtime resource management for adaptable multi-application mapping
Robert Khasanov; Jeronimo Castrillon
TU Dresden

CPS-oriented Modeling and Control of Traffic Signals Using Adaptive Back Pressure
Wanli Chang¹; Debayan Roy²; Shuai Zhao¹; Anuradha Annaswamy³; Samarjit Chakraborty²
1 University of York, 2 Technical University of Munich,
3 Massachusetts Institute of Technology