Abstract—Current datacenters are based on server machines, whose mainboard and hardware components form the baseline, monolithic building block that the rest of the system software, middleware and application stack are built upon. This leads to the following limitations: (a) resource proportionality of a multi-tray system is bounded by the basic building block (mainboard), (b) resource allocation to processes or virtual machines (VMs) is bounded by the available resources within the boundary of the mainboard, leading to spare resource fragmentation and inefficiencies, and (c) upgrades must be applied to each and every server even when only a specific component needs to be upgraded. The dRedBox project (Disaggregated Recursive Datacentre-in-a-Box) addresses the above limitations, and proposes the next generation, low-power, across form-factor datacenters, departing from the paradigm of the mainboard-as-a-unit and enabling the creation of function-block-as-a-unit. Hardware-level disaggregation and software-defined wiring of resources is supported by a full-fledged Type-1 hypervisor that can execute commodity virtual machines, which communicate over a low-latency and high-throughput software-defined optical network. To evaluate its novel approach, dRedBox will demonstrate application execution on a full-stack prototype of a disaggregated datacenter at rack-scale, for the purpose of evaluating the value of disaggregation for service providers and full-fledged cloud applications at a high technology-readiness level. Towards this end, dRedBox proposes a customizable low-power architecture for next-generation datacenters, moving from the mainboard-as-a-unit paradigm to a flexible, software-defined block-as-a-unit one. Overall, the major project objectives are the following:

- Develop a vertical approach for a flexible modular datacenter-in-a-box architecture starting from the hardware platform.
- Deliver enhanced elasticity and improved process/virtual machine migration within the datacenter.
- Provide transparent access to remote memory with minimal latency over a scalable network architecture.
- Offer Type-1 full-fledged hypervisor functionality on top of the dRedBox platform, with innovative support for segmentation, and an appropriately revisited design of virtual memory ballooning subsystem for elastic distribution of disaggregated memory.
- Provide software-defined global memory and peripheral resource management.
- Offer fine-grained power management and aggressive power-aware resource management/scheduling.
- Decrease datacenter Total Cost of Ownership (TCO).

The remainder of this paper is organized as follows. Section II describes the dRedBox concept and its fundamental hardware building blocks, whereas section III describes the overall system network. Section IV discusses the system software layers, and section V presents the project pilot applications. Section VI discusses TCO analysis and compares conventional datacenter approaches against disaggregated platforms. Finally, section VII concludes the paper and states our next steps.
II. DReDBox Disaggregated Datacenter Architecture

DReDBox pursues a customizable low-power datacenter architecture, based on a flexible, software-defined block-as-a-unit one. Figure 1 illustrates the tray-level pooling of resources, whereby a datacenter tray comprises hot-pluggable modules that provide three fundamental types of resources, namely compute, memory, and accelerators. DReDBox employs (a) micro-processor SoC modules (termed compute bricks or dCOMPUBRICKs), (b) high-performance RAM modules (termed memory bricks or dMEMBRICKs), and (c) accelerator (FPGA/SoC) platforms (termed accelerator bricks or dACCELBRICKs), as the principal building blocks to form pooled, on-demand allocated hardware processing platforms. Figure 2 depicts the fully assembled prototyped board implementing a DReDBox brick module. Intra-tray bricks are connected over a low latency/high-throughput electrical circuit, whereas trays utilize optical networks for cross-tray, in-rack interconnection.

Figure 3 shows the block diagram of the DCOMPUBRICK architecture, based on the Xilinx Zynq Ultrascale+ MPSoC. The latter integrates a quad-core ARMv8 Application Processing Unit (APU) and a dual-core ARM Cortex R5 Real-time Processing Unit (RPU). Among others, this choice reduces the number of components (no separate FPGA chip needed), eventually leading to smaller block sizes and power consumption. Another benefit is their flexibility in terms of supporting various memory technologies (e.g., HMC).

A DCOMPUBRICK hosts local off-chip memory for low-latency and high-bandwidth instruction read and read/write data access, as well as Ethernet and PCIe ports for data and system communication and configuration, respectively. The DCOMPUBRICK APU can reach disaggregated resources, such as memory and accelerators, via a DReDBox-specific glue intellectual property (termed Transaction Glue Logic) on the data-path, and communication endpoints implemented on the MPSoC PL. The Remote Memory Segment Table (RMST) is a fully associative structure, whose entries identify large and contiguous portions of remote memory space hosted in dMEMBRICKs. The APU forwards remote memory requests to the TGL via its Master ports. The TGL identifies the remote memory segment that each transaction should access, and forwards it to the appropriate outgoing high-speed port, leading...
to a circuit-switched path already set up via orchestration procedures. At an experimental level, the project is also exploring dCOMPUBRICK support for packet-level system/data interconnection, using Network Interface (NI) and a brick-level packet switch (also implemented on PL), on top of the inherent circuit-based interconnection substrate.

Figure 4 shows the dMEMBRICK architecture, which provides a large and flexible pool of memory resources that can be partitioned and (re)distributed among all processing nodes (and corresponding VMs) in the system. dMEMBRICKs can support multiple links. These links can be used to provide more aggregate bandwidth, or can be partitioned by orchestrator software and assigned to different dCOMPUBRICKs, depending on the resource allocation policy used. For ingress data, the glue logic forwards incoming transactions to the local memory controllers, whereas for egress data, it forwards transactions to the local switch for transmission back to the requesting dCOMPUBRICK.

A dMEMBRICK can be dimensioned in terms of memory size as well as the number of memory controllers it supports, so as to adapt to the size and bandwidth needs at the tray and system level. Moreover, the dMEMBRICK architecture is not limited to a specific memory technology, as long as this is supported by the transaction glue logic implementation. For example, the dMEMBRICK architecture can seamlessly support both DDR and HMC memory technologies; the glue logic is connected to an AXI interconnect, hence directly interfacing both Xilinx DDR and HMC controller IPs.

Figure 5 shows the dACCELBRICK architecture based on the Zynq Ultrascale+ MPSoC. dACCELBRICKs host accelerator modules for enhancing application execution based on a near-data processing scheme; instead of transmitting data to a remote dCOMPUBRICK, data are offloaded by remote dCOMPUBRICKs to dACCELBRICKs, thus improving performance and at the same time reducing network utilization.

The dACCELBRICK consists of dynamic and static infrastructure. The former consists of a predefined, reconfigurable slot within the PL that hosts hardware accelerators. An accelerator wrapper template integrates (a) a set of registers accessed by the glue logic for accelerator control and status monitoring, (b) a set of high-speed transceivers for direct communication with external resources, and (c) a local AXI DDR controller. The static infrastructure supports dynamic hardware reconfiguration, interfacing with the accelerators, and communication with remote dCOMPUBRICKs. To support hardware reconfiguration, the local APU executes a thin middleware responsible for (i) receiving and storing bitstreams from remote dCOMPUBRICKs, and (ii) reconfiguring the PL with the required hardware IP via the PCAP port.

III. LOW-LATENCY MEMORY INTERCONNECTION

The optical interconnect network that showcases the dReDBox architecture is shown in Figure 6. The resulting read/write memory requests and data transactions are sent to a dynamically controlled on-brick switch, whose role is to forward remote memory transactions (read/write requests and data) to the appropriate transceiver ports facing the circuit-switched optical interconnect, so that they reach the correct destination dBRICKs.

Each of the physical incoming/outgoing ports on the dBRICKs is attached to a different channel on the multi-channel SiP Mid-board optics (MBO). The SiP MBO used has a total of 8 transceivers using external modulation and a shared laser operating at 1310 nm. Each channel on average has an optical output power of -3.7 dBm. The SiP MBO is connected to a low loss 48-port optical switch module provided by HUBER+SUHNER Polatis. Each hop through the optical switch module introduces approximately 1 dB of attenuation. The power consumption of this module is approximately 100 mW/port although the next generation of these switch modules is currently under development, doubling the optical port density and halving the per port power consumption. The dReDBox architecture requires a FEC-free optical interface between dBRICKs, as the presence of FEC can potentially introduce more than 100 ns of latency, which degrades the performance of a disaggregated system.

All bi-directional optical links between the dCOMPUBRICK and dMEMBRICK are able to achieve a bit error rate (BER) below $10^{-12}$ while all but one were traversing eight hops through the optical switch (with the remaining channel traversing six hops). The box plot in Figure 7 presents the bit error rate performance for two 10 Gb/s bi-directional optical links (channel 1 and channel 8) between the dCOMPUBRICK and dMEMBRICK, after traversing multiple hops through the optical switch as can be noted by the loss in received optical power. Our work is on-going to obtain similar evaluation results on higher throughput transceiver links.

In dReDBox, memory interconnection among modules occurs via electrical resp. optical circuit-switching, as a means of minimizing the critical KPI of remote access latency. Beyond this mainline approach, experimental work is put on explor-
ing packet-switching as a means of interconnecting pooled resources, particularly to cater for cases where the system is running low in terms of physical ports available to accommodate new circuits. In such a mode, dedicated switching and MAC/PHY blocks are used to forward memory transactions to on-brick destination ports as appropriate in a round-robin fashion. On the control-path, dedicated orchestration resources are required to make sure that packet-switch lookup-tables on dCOMPBRICKS/dMEMBRICKS are appropriately configured are runtime. Figure 8 shows a preliminary break down of (hardware-level) measured remote memory round-trip access latency using this exploratory approach. These latency results refer to contributions of the on-brick switch and the MAC/PHY blocks on both the dMEMBRICK and the dCOMPUBRICK, as well as the optical path propagation delay. Work is on-going on further optimizing IP designs to further decrease incurred latency.

IV. DISAGGREGATION SYSTEM SOFTWARE

dRedBox features a fully-customized system software stack to facilitate disaggregation at all levels, as shown in Figure 9. The various components comprise a control plane that enables virtual machines and orchestration software to dynamically and safely request, attach and use remote memory on any given dCOMPUBRICK. An appropriately designed Scale-up API triggers the memory attachment process. The application notifies the Scaleup controller which in turn relays the request to the Software Defined Memory (SDM) Controller that manages the remote memory resources. Subsequently, the destination dCOMPUBRICK h/w glue logic is configured and the baremetal OS attaches remote memory and makes it available. Then control is handed back to the Scale-up controller which configures the hypervisor to dynamically expand the physical memory that it provides to the hosted VM. Below we provide a brief overview of the main components and the challenges that we have addressed.

A. Baremetal OS layer

A feature enabling memory resizing at OS level is called memory hotplug. As the name implies, the kernel attaches new physical page frames, by expanding the page table pool at runtime, after physical attachment process of remote memory is completed. We have implemented the memory hotplug linux kernel support for arm64 [12].

B. Virtualization layer

At the virtualization layer, we have developed appropriate memory hotplug support scheme for the QEMU hypervisor. The implementation adds new RAM DIMMs, at runtime, and makes them available to the guest OS. Subsequently, the guest kernel is leveraging the hotplug support that has been previously described for the baremetal kernel to use the remote memory. Scale up support is also implemented to enable applications that run within a VM to request the expansion of available system memory. In the future, the guest memory hotplug support will be enhanced to automatically protect the guest from running out-of-memory.

C. Orchestration layer

Orchestration of the disaggregated resources is performed by a software component integrated with OpenStack, namely the SDM Controller (SDM-C). The SDM-C runs as an autonomous service that primarily supports resource reservation and dynamic reconfiguration within a rack, by interacting with agents (SDM Agents) running on the OS of dCOMPUBRICKs, as well as with configurable switches to program circuit switches at runtime. The roles of this component are: a) to receive VM/bare-metal allocation requests from OpenStack b) safely inspect resource availability and make a power-consumption conscious selection of resources, c) safely reserve selected resources and d) generate all the necessary configurations and push them via appropriate interfaces to all involved devices.

In a preliminary evaluation setup, we have measured the competitiveness of the dReDBox software stack in terms of scale-up agility (delay in delivering dynamically scale-up memory to requesting VMs), when compared to conventional scale-out (i.e. spawning of additional VMs to facilitate memory addition to an application [13]). As shown in Figure 10, memory expansion agility is superior in the disaggregated approach, even under the most extreme scale-up concurrency conditions tested (number of VMs posting scale-up requests within a give time interval).

V. PILOT APPLICATIONS

The concept of dReDBoX is aimed to be validated in three selected use cases that have the potential to significantly benefit either by improving their performance beyond current limitations, or by being able to share resources in a highly efficient manner.

The first application is a video analytics application that helps security organizations to carry out large investigations
during the online analysis can be studied during a second stage of the network. Packets that were marked as relevant (for further inspection) and the gathering of some basic metrics offered without affecting concurrent workflows or the current across the physical link. A fast and accurate response must be refers to the mode of inspecting every single frame that travels contemplated:

a) Online analysis

monitoring, two clearly differentiated modes of operation are dRedBox project and from the point of view of network links) turn the action of developing a flexible and adaptive network infrastructures. Especially the decentralization of the natural and emerge with the revolutionary breakthroughs in the field both in terms of resource demands and adaptability to more complex and innovative challenges. Such risks are expected that fragmentation would be lower and the utilization of a conventional data center, when all CPUs are utilized, depend on the availability of each on a given node. In a node

be allocated independently and because of that we intuitively it will not be possible to allocate more memory and vice versa. Instead in dRedBox like datacenter each resource can be allocated independently and because of that we intuitively expect that fragmentation would be lower and the utilization higher. To quantify how much the dRedBox architecture can decrease TCO expressed through better utilization, we compare a dRedBox-like datacenter to a conventional datacenter built off commercial-off-the-shelf computer systems with compute and memory resources coupled on a single main board.

The TCO of the two types of datacenters is evaluated with a more exhaustive emphasis.

The dRedBox architecture offers two key concepts to the elevated value of the network-analytics use-case deployment in a datacenter environment: (a) Reconfigurable acceleration units (dACCELBRICKs) that can cope with the preprocessing of the incoming traffic and its dump for a future analysis, and (b) Dynamic access to the number of resources (dCOMPUBRICK, dMEMBRICK) that reduces the postponement of the offline analysis. The scheduling of this CPU-intensive tasks is not necessarily linked to a concrete physical node and could be run in one of the many dCOMPBRICK. With the dynamism of memory hotplugging, the process could be scaled down during peaks of memory intensive loads in the datacenter but, with the main improvement of being continuously executed. The second factor is critical for the performance and key evaluation of the system. The more responsiveness of the analysis tool, the faster a solution is offered to the user without a detriment of the QoS.

VI. TCO VALUE PROPOSITION CASE STUDY

One of the primary value propositions of disaggregated computing is in improving Total Cost of Ownership to datacenter/cloud service providers. This section presents a comprehensive study of the improvement to TCO that can be brought by a dRedBox-like datacenter. This first study focuses on evaluating the TCO savings in terms of the energy that can be saved by powering off unutilized resources.

In a conventional data center memory and CPU allocation depend on the availability of each on a given node. In a node of a conventional data center, when all CPUs are utilized, it will not be possible to allocate more memory and vice versa. Instead in dRedBox like datacenter each resource can be allocated independently and because of that we intuitively expect that fragmentation would be lower and the utilization higher. To quantify how much the dRedBox architecture can decrease TCO expressed through better utilization, we compare a dRedBox-like datacenter to a conventional datacenter built off commercial-off-the-shelf computer systems with compute and memory resources coupled on a single main board.

The TCO of the two types of datacenters is evaluated through simulation. The simulation uses a First Come First Served (FCFS) policy to schedule a given workload of virtual machines (VMs) with different requirements to each of the two datacenter types. Then it evaluates the number of unutilized individually powered units that can be powered off (i.e. "bricks" in the dReDBox datacenter case and server nodes in the conventional datacenter case respectively). To deliver a fair comparison, in all experiments we consider that each
Table I. VM Workloads with Different Types of Resource Requirements Used for the TCO Studies.

<table>
<thead>
<tr>
<th>Configuration</th>
<th>vCPUs</th>
<th>RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Random</td>
<td>1-32 cores</td>
<td>1-32 GB</td>
</tr>
<tr>
<td>High RAM</td>
<td>1-8 cores</td>
<td>24-32 GB</td>
</tr>
<tr>
<td>High CPU</td>
<td>24-32 cores</td>
<td>1-8 GB</td>
</tr>
<tr>
<td>Half Half</td>
<td>16 cores</td>
<td>16 GB</td>
</tr>
<tr>
<td>More Ram</td>
<td>1-16 cores</td>
<td>17-32 GB</td>
</tr>
<tr>
<td>More CPU</td>
<td>17-32 cores</td>
<td>1-16 GB</td>
</tr>
</tbody>
</table>

Fig. 12. Percentage of unutilized resources that can be powered off.

Fig. 13. Estimation of power consumption. Numbers are normalized to a conventional datacenter.

dRedBox addresses the limitations caused by the static resource proportionality of multi-tray datacenter systems. It proposes the organization of resources into compute, memory, and accelerator pools, to allow on-demand, fine-grained assembly of computational platforms. All the above is being materialized on a vertical rack-scale prototype to quantify the value of disaggregation, in terms of improved cost and performance, power consumption, and ultimately reduced datacenter TCO.

VIII. ACKNOWLEDGEMENTS

This work has been supported in part by EU H2020 ICT project dRedBox, contract #687632.

REFERENCES


