Universal Number Posit Arithmetic Generator on FPGA

Manish Kumar Jaiswal¹, and Hayden K.-H So²
Dept. of EEE, The University of Hong Kong, Hong Kong;
Email: ¹manishkj@eee.hku.hk, ²hso@eee.hku.hk

Abstract—Posit number system format includes a run-time varying exponent component, defined by a combination of regime-bit (with run-time varying length) and exponent-bit (with size of up to ES bits, the exponent size). This also leads to a run-time variation in its mantissa field size and position. This run-time variation in posit format poses a hardware design challenge. Being a recent development, posit lacks for its adequate hardware arithmetic architectures. Thus, this paper is aimed towards the posit arithmetic algorithmic development and their generic hardware generator. It is focused on basic posit arithmetic (floating-point to posit conversion, posit to floating point conversion, addition/subtraction and multiplication). These are also demonstrated on a FPGA platform. Target is to develop an open-source solution for generating basic posit arithmetic architectures with parameterized choices. This contribution would enable further exploration and evaluation of posit system.

Keywords—Unum, Posit, FPGA, Digital Arithmetic, Adder, Subtractor, Multiplier.

I. INTRODUCTION

Posit is the latest development in Universal Number (unum) system under type-3 unum [1], [2]. Posit is claimed as a possible substitute for floating point (FP) number system [3]. Posit provides many benefits over FP standard, including better dynamic range and accuracy over same bit field, more accurate and exact arithmetic computations [1].

A range of software tools are available for posit using Julia, C, C++ etc. However, to the best of authors knowledge, any hardware architecture generator is yet to available for posit arithmetic. This paper is aimed towards an open-source arithmetic hardware generator for posit number system. Currently, it is focused on basic arithmetic of FP to posit converter, posit to FP converter, addition/subtraction and multiplier arithmetic.

Posit format is shown in (1) which is define by its exponent size (ES). Sign bit function as floating point (FP) standard. Regime numerical value determined by the run length of the regime bits. A sequence of m-bit 0 terminated by (m+1)th true bit gives a value of -m and for a sequence of m-bit 1 terminated by (m+1)th false bit gives a value of m-1 for regime. The exponent bits are just an unsigned integer, and it can be up to ES bits based on the availability at the right side of regime bits. Mantissa bits function similar to the normalized floating point standard, and remaining bits (if available) after regime and exponent are occupied by it. With a regime value of k, exponent value of e and mantissa value of f (including hidden bit 1), the equivalent decimal value would be \( s \times \left(2^{e_{ES}}\right)^{k} \times 2^{e} \times f \). Here, zero (00…0) and infinity (100…0) are reserved representation. A detailed information on posit format is recommended to sought from [1].

\[
\begin{array}{ccccccc}
\text{Sign} & \text{Regime bits} & \text{Exponent bits, if any} & \text{Mantissa bits, if any}
\end{array}
\begin{array}{cccccc}
& f f \ldots f & e_1 & e_2 & e_3 & \ldots & e_{ES} & f_1 & f_2 & f_3 & \ldots
\end{array}
\] (1)

Handling components extraction and components packing due to run-time variation in Posit are primary challenging part in its hardware implementation. This requires a significant dynamicity in related hardware components, and further including parameterization in these including other sub-components of each arithmetic unit, poses an additional design challenge.

The main contributions of present work can be summarized as follows:

• Proposed algorithmic flows for hardware architecture of posit arithmetic of FP to posit converter, posit to FP converter, adder and multiplier units.
• Proposed open-source parameterized Verilog HDL generators for each arithmetic architectural units.
• Demonstrated the implementation details on a FPGA platform with 8, 16, 24, 32, 50 and 64 bits implementations with varying exponent size (ES).

II. PROPOSED POSIT ARITHMETIC ALGORITHMIC FLOW AND ARCHITECTURES GENERATOR

This section discusses all the proposed posit arithmetic architectures details. In the discussion below, readers are assumed to have basic understanding of FP standard. As posit is currently not a defined standard, in a practical scenario an application would provides FP inputs as operands, which necessitates a FP to posit converter unit. Similarly, in the last phase of computation a posit to FP converter would also find a trivial place in system. Thus, the discussion of proposed modules are presented in a sequence of FP to posit converter, posit to FP converter, adder/subtractor and multiplier architectures.

A parameterized Verilog HDL is constructed for each unit which takes posit word size (N) and posit exponent size (ES), FP exponent size (E), where required, as its parameter and produces corresponding hardware. As, regime bits can reach up to last bit, RS bits (= Log2N) can accommodate its maximum absolute numerical value.

A. Proposed Floating Point to Posit Converter

The algorithmic flow for FP to posit converter is shown in Algorithm-1 and is presented in a parameterized format. It consists of two major parts, FP data extraction and posit...
Algorithm 1 Proposed FP to Posit Converter Flow

1: **GIVEN:**
2: N: FP / Posit Word Size
3: E: FP Exponent Field Size
4: BIAS = ((2^E)-1)/2: FP Exponent Bias
5: ES: Posit Exponent Field Size
6: **Input Operand:** IV
7: **FP Data Extraction/Sign (S_Fp), Exponent (E_Fp), Mantissa (M_Fp), Exceptions (Infinity (INF_Fp), Zero (Z_Fp))
8: S_Fp ← IN[1:0] − 1
9: \( E_{Fp} \leftarrow \text{IN}[N-2:N-1-E] \)
10: \( M_{Fp} \leftarrow \{E_{Fp}[N-2:N-1-E],\text{INF}_{Fp},Z_{Fp}\} \)
11: \( \text{INF}_{Fp} \leftarrow \text{IN}[N-2:0] \)
12: \( \text{INF}_{Fp} \&= E_{Fp} \)
13: Pre-Normalization of FP.
14: Lshift ← LOD of \( M_{Fp} \)
15: \( M_{Fp}[N-1:0] \leftarrow \) Dynamic Left Shift of \( \{M_{Fp},E^{'00}\} \) by Lshift
16: \( E_{Fp}[0] \leftarrow \{E_{Fp}[E-1:1],E_{Fp}[0](\text{IF}(E_{Fp}[E] \neq 0))\} \) - BIAS - Lshift
17: **Posit Component Construction:** Exponent (Eo), Regime Value (Ro), Mantissa and their Packing (REM),
18: \( E_{o} \leftarrow \text{INF}_{Fp}[E-1:0] \) - \( \exp[E-1:0] \)
19: \( E_{o}[E-1:0] \leftarrow 2^{'s} \) complement of \( \exp[E-1:0] \)
20: **Else:**
21: \( E_{o}[E-1:0] \leftarrow E_{Fp}[E-1:0] \)
22: \( \text{INF}_{Fp}[E-1:0] \leftarrow \exp[E-1:0] \)
23: **IF \( \text{EXP}[E][\text{EXP}[E][E-1:0]] \)
24: \( R_{o}[E-1:0] \leftarrow E_{Fp}[E-1:0] \)
25: **ELSE**
26: \( R_{o}[E-1:0] \leftarrow E_{Fp}[E-1:0] \)
27: **REM[2]-N-1:0 \leftarrow \{N[\exp[E]],\exp[E],E_{o},M_{Fp}[N-2:ES]\}
28: **REM** ← Dynamic Right Shifting by \( R_{o} \) amount
29: **IF \( (S_Fp = 1) \)
30: **REM** ← (2's complement of \( \text{REM} \))
31: **Final Output:**
32: Combine \( S_{Fp} \) with LSB (1-bit) of REM
33: Discharge Output while considering \( \text{INF}_{Fp} \) and \( Z_{Fp} \)

construction. FP data extraction part works like in any FP arithmetic unit which extracts sign, exponent and mantissa part (line 8-10). It also checks for exceptional cases of ZERO and Infinity in FP operand (line 11-12). NaN (not-a-number) checking is excluded as it is not a part of posit system. The FP operand also undergoes pre-normalization (to normalize the sub-normal operand, if any) (line 13-15), which requires detection of leading true bit in mantissa using a leading-one-detector (LOD) and left shifting of mantissa by this position value using a dynamic left shifter (this position value later adjusted in exponent computation). The actual value of FP exponent is computed by incorporating sub-normal status, BIAS value and mantissa left shift amount in line-16.

The posit construction part includes component packing design challenge of Posit arithmetic, in which position of exponent bit and mantissa varies at run-time due to run-time variation in the length of regime-bit. With a given signed exponent value (\( EXP \)) first step is to determine the regime value \( R_{o} \) and unsigned exponent \( E_{o} \) (of size ES bits) for posit (line 18-26). Basically, LSB (least significant bits) ES bits of absolute exponent \( EXP_{o} \) determines the \( E_{o} \) and remaining MSBs (most significant bits) determines \( R_{o} \). If \( EXP \) is negative and \( EXP_{o}[E-1:0] \) is non-zero, then posit \( E_{o} \) would be 2's complement of \( EXP_{o}[E-1:0] \) (line 19-20). Since, \( E_{o} \) represents only unsigned integer, this procedure with an increment in corresponding negative valued \( R_{o} \) will take care of negative exponent representation in posit. In otherwise case, \( E_{o} \) would be directly taken as \( EXP_{o}[E-1:0] \) (line 21-22). Remaining absolute exponent MSBs \( EXP_{o}[E-1:ES] \) would become \( R_{o} \) if \( EXP \) is negative and \( EXP_{o}[E-1:ES] \) is zero. Otherwise, \( R_{o} \) would be an incremented value of \( EXP_{o}[E-1:ES] \) (line 23-26).

Now from the available \( S_{Fp}, R_{o}, E_{o}, \) and \( M_{Fp} \), the construction of posit word proceeds as follows:
1. \( S_{Fp} \) would act as posit sign-bit.
2. A repetitive sequence of \( \text{EXP}[E] \) would act as the desired regime-bit sequence (sequence of zeros for negative exponent or sequence of ones for positive exponent). Construct a N-bit sequence of it, \( N[\text{EXP}[E]] \).
3. \( \text{EXP}[E] \) acts as the regime sequence terminating bit.
4. Construct a N-bit word \( \{\text{EXP}[E],[E_{o},M_{Fp}]. \) Pad necessary zero bits at the LSB side in order to complete N-bit word.
5. Combine both N-bit words (regime sequence at LSB side) to construct a 2N-bit word \( REM \) (line 27).
6. Dynamically right shifting \( REM \) by regime value amount (\( R_{o} \)) would insert required regime sequence in the LSB N-bit of \( REM \) (line 28). Take 2's complement of \( REM \) for negative sign posit-signal (line 29). \( REM[N-1:1] \) is the desired regime, exponent and mantissa packing.

Finally, by combining posit sign-bit with REM[N-1:1], while taking care of zero and infinity cases, the equivalent posit number is obtained.

The components/statements in Algorithm-1 are presented with parameters \( N, E, ES \) and BIAS, and thus implemented, except LOD and dynamic shifters. The parameterized generation of LOD and LZD (leading zero detector, to be used in later units) are constructed in a similar hierarchical manner, except with a different respective basic 2:1 (LZD/LOD) building block (line 4-6), using parameterized Algorithm-2. For dynamic left/right shifting a parameterized barrel shifter is constructed with word width \( N \) and shifting amount \( S \) as parameter. A barrel shifter requires one N-bit 2:1 MUX for each bit of \( S \). So, here it requires \( S \) numbers of 2:1 MUXs each of N-bit size. The parameterized generation for dynamic left shifter (DLS) is also shown in Algorithm-2, and similarly done for dynamic right shifter (DRS).

Algorithm 2 Parameterized Generation of LOD/LZD and DLS

1: **LOD/LZD #(#N)(in[N-1:0],K[5:1:0],vld):**
2: N: Word Size, S: Log2(N)
3: **GENERATE**
4: **IF** (\( N = 2 \))
5: For LOD: vld = in, \( K = ([\text{in}[1]]) \& [\text{in}[0]])
6: For LZD: vld = ![\text{in}[1]], \( K = ([\text{in}[1]]) \& [\text{in}[0]])
7: **ELSE** (\( N \) & (\( N \) \& 1))
8: LOD/LZD #(I+S) (1-S 1’s b’t 0 in, K, vld)
9: **ELSE**
10: \( K_{[S-2:0]}, K_{[S-2:0]}, \text{vld}_{L}, \text{vld}_{H} \)
11: LOD/LZD #(#N) (\( \text{IN}[N-1:0], K_{L}, \text{vld}_{L} \))
12: LOD/LZD #(#N) (\( \text{IN}[N-1:0], K_{H}, \text{vld}_{H} \))
13: \( vld_{L} = vld_{L}, vld_{L} \)
14: \( K = vld_{H}, vld_{[1]} ; [vld_{L},K_{L}] \)
15: **ENDGENERATE**

16: **DLS #(N)(in[N:0],b[3:0],OUTx):**
17: N: Word Size, S: Log2(N), Tmp[S-1:0][N-1:0]
18: Tmp[0] = ![\text{in}[1]] ? \! in + 1 : in;
19: **GENVAR**
20: **IF** (\( i = 1 \))
21: **GENERATE**
22: \( \text{TMP}[i] = \text{OUT}[i] \) ? \( \text{OUT}[i] [2:0] \) : \( \text{OUT}[i] [1:0] \)
23: **end**
24: **ENDGENERATE**
25: **OUT** = Tmp[S-1]

B. Proposed Posit to Floating Point converter

The parameterized algorithmic flow for this unit is shown in Algorithm-3. In this arithmetic unit, the posit input is first checked for zero and infinity (line 4-5). MSB of input acts as...
pos. sign bit (line 6). For -ve sign bit, a 2’s complement of input posit is taken (XIN) (line 7).

The second design challenge of posit arithmetic, the posit component extraction under run-time variation in its format, is available here. It is handled by incorporating LOD, LZD and DLS components as follows.

1) XIN[N-2] acts as regime check bit (RC), which determines if it contains sequence of 0 or 1 (line 8).
2) To count a sequence of 0 with a terminating 1 (-ve regime) a LOD is applied for XIN[N-2:0]. Similarly, to count sequence on 1 with a terminating 0 (+ve regime) a LZD is applied for XIN[N-3:0] (1-bit less, as regime value would be one less than actual count of 1’s).
3) Based on RC, effective absolute regime value R (K0 or K1) (line 11), and regime left shift amount LShift (line 12) are computed.
4) In order to extract the exponent and mantissa, the XIN is require to dynamically left shift so as to through-out the entire regime sequence and align exponent and mantissa at MSB. XIN_tmp is obtained by dynamic left shifting of XIN[N-3:0] (line 13).
5) Here, MSB ES bits of XIN_tmp are the exponent-bit and remaining bits are the mantissa (appending hidden bit at its MSB) (line 14-15).

For the final FP construction, the actual exponent BIASed exponent (EO) is computed based on the RC, R, E, P, and BIAS values (line 17). Finally, equivalent FP output is generated in after inclusion of zero and infinity signals. The LSB E-bit of EO defines exponent of FP and M_P defines mantissa of FP equivalent output (line 18-20).

C. Proposed Posit Adder/Subtractor

The proposed parameterized algorithmic flow for posit addition is shown in algorithm-4. The major blocks in this include Posit Data Extraction, Core Adder Arithmetic Processing, Data Composition and Post-Processing. This same computation flow can be used for posit subtraction also, after negating the second operand.

Similar to posit data extraction in Algorithm-3, data extraction is performed on both operands IN1, IN2 (line 6-8). The core arithmetic stage involves the mantissa addition, and final exponent and regime numerical value computation. This follows from line 10 to 28. These processing are mostly analogous to FP standard except regime inclusion. First effective operation is evaluated. A comparison of XIN1 and XIN2 gives the information of large and small operand, and large/small components are thus evaluated. A decimal point alignment of both mantissa is achieved by dynamic right shifting of smaller mantissa by Ediff (the difference of effective large exponent and small exponent, by combining R and E). Based on the effective operation OP, the small shifted mantissa is added/subtracted from large mantissa LM by using a N-bit add/sub unit, and result is checked for mantissa overflow and underflow (which requires left/right shifting).

The total effective large exponent (Exp) is computed (line 27) by combining LRC, LR, Movf, and Nshift. Further, similar to line 18-26 of FP to Posit converter Algorithm-1, the EO and RO are computed. The regime, exponent and mantissa packing is done similar to the (line 27-29 of Algorithm-1) FP to posit converter procedure. At this stage, rounding operation is performed. The final REM is then combined by the large sign bit (LS) to produce the posit addition result, while considering ZERO and Infinity check of the input operands.

D. Proposed Posit Multiplier

Basically, in the core of posit multiplier unit it requires to multiply both mantissas and sum their effective exponents. The proposed algorithmic flow for posit multiplier is shown in algorithm-5. Most components and their descriptions in this unit are similar to the additive arithmetic flow. Line 3-6 extract data same as adder unit. Line 7 determined the actual (+ve / -ve) of regime (RG1 and RG2) using respective regime check bits (RC1 and RC2), to be used for operands exponent
sum processing. The mantissa multiplication processing is performed on lines 8-11, where both mantissas are multiplied using integer multiplier, which result later checked for overflow and then shifted by 1-bit accordingly. The exponent sum is performed at line 13 which sums up effective exponents (by combing regime and exponent-bits) of both operands. All the remaining processing goes similar to the posit adder unit.

Algorithm 5 Proposed Posit Multiplier Computational Flow

1: GIVEN: N, ES, RS (Similar to the Adder Algorithm-4 definition)
2: Input Operands: IN1, IN2
3: Posit Data Extraction: → Similar to data extraction in Algorithm-3,4
4: IN1 → XIN1, S1, R1, E1, M1, Inf1, Z1
5: IN2 → XIN2, S2, R2, E2, M2, Inf2, Z2
6: Z ← Z1&Z2
7: RGI ← RC1 ? R1 : −R1, RC2 ← R2 : −R2
8: Mantissa Multiplier Arithmetic Processing:
9: M ← M1 × M2
10: Movf ← M(M[32])
11: M ← Movf ? M : M << 1
12: Final EXPONENT (E,) and REGIME (R,) Computation:
14: Eo, and Ro: Similar to Algorithm-1,4
15: Data Composition, Rounding and Final Output: Similar to Algorithm-1,4

III. IMPLEMENTATION RESULTS

A single cycle implementation of proposed algorithmic flow of all posit arithmetic is implemented on a Xilinx Virtex-6 FPGA device. All the modules are parameterized with N, ES, E, and RS. The functional verification are done against the Julia package for posit [4] provided by the posit developers. The implementation details of posit arithmetic architectures are shown in graphical format with variations of N (8, 16, 24, 32, 50 and 64) and ES in Figs. 1 and 2. These units are implemented with two levels of registers at the input and output port to avoid any IO port delay, which added some unaccounted resources to these units. Here, to get a clear idea on variations in resource utilization, only logics are used for multiplier implementation, instead of DSP48 IPs.

All the proposed posit arithmetic units are parameterized for N, ES, and E, which can generate hardware for any desired value. The source code of these modules will be provided as an open-source material which can be find at [5].

IV. CONCLUSIONS

This paper addressed the architectural algorithmic development of posit arithmetic units and their implementation on FPGA platform. Posit is an exciting inclusion in the recent development of Unum theory. The arithmetic unit of FP to posit converter, posit to FP converter, adder and multiplier units are explored here. All units are developed and implemented with parameterized components. Also, this work is being made open-source for an easy access to community. This would facilitate researchers to further investigate and explore on posit arithmetic in different applications.

V. ACKNOWLEDGMENTS

This work was supported in part by the Research Grants Council of Hong Kong (Project GRF 17245716), and the Croucher Foundation (Croucher Innovation Award 2013).

REFERENCES