



DATE rep at DAC
Ahmed Jerrya
TIMA Laboratory, FR

EDAC Liaison Chair
Anne Cirkel
Mentor Graphics, US

ASPDAC rep at DATE
Masaharu Imai
Osaka University, JP

Event Manager
Andrew Porter
EDA Exhibitions Ltd, UK

Conference Manager
Sue Menzies
European Conferences, UK



DAC rep at DATE
Ellen M Sentovich
Cadence, US

EDAC Liaison Chair
Pamela Parrish
EDA Consortium, US

Audit Co-Chair
Robert Gardner
EDA Consortium, US

Exhibition Manager
Emma Norton
EDA Exhibitions Ltd, UK

technical programme topic chairs



System Design Methods & Case Studies
Harry Hsieh
UC Riverside, US

Analogue & Mixed AD Systems
Angel Rodriguez-Vazquez
CNM/IMSE, ES

Design of Low-Power Systems & Case Studies
Christian Piquet
CSEM, CH

Microarchitectural & Architectural Design
Todd Austin
The University of Michigan, US

Reconfigurable Computing
Walid Najjar
UC Riverside, US

Innovative & Emerging Technologies, Systems & Applications
Vijaykrishnan Narayanan
Pennsylvania State U, US

Multi-Processors & Networks on Chip
Luca Benini
DEIS - Bologna U, IT

System-Level Specification & Modelling
Satnam Singh
Microsoft, US

Simulation & Emulation
Mostapha Aboulhamid
Montreal U, CA

System Synthesis & Optimisation
Juergen Teich
Erlangen-Nuremberg U, DE

Architectural Synthesis
Roman Hermida
UC Madrid, ES

Logic & Technology Dependent Synthesis for Deep Submicron Circuits
Tiziano Villa
PARADES, IT

Physical Design & Verification
Andreas Kuehlmann
Cadence, DE



System Design Methods & Case Studies
Grant Martin
Tensilica, US

Analogue & Mixed AD Systems
Manfred Glesner
TU Darmstadt, DE

Design of Low-Power Systems & Case Studies
Tajana Simunic
UC San Diego, US

Microarchitectural & Architectural Design
Stamatis Vassiliadis
TU Delft, NL

Reconfigurable Computing
Wayne Luk
Imperial College London, UK

Innovative & Emerging Technologies, Systems & Applications
Christian Paulus
Siemens, DE

Multi-Processors & Networks on Chip
Kees Goossens
Philips, NL

System-Level Specification & Modelling
Ian Oliver
Nokia, FI

Simulation & Emulation
Franco Fummi
Verona U, IT

System Synthesis & Optimisation
Nikil Dutt
UC Irvine, US

Architectural Synthesis
Fabrizio Ferrandi
Politecnico di Milano, IT

Logic & Technology Dependent Synthesis for Deep Submicron Circuits
Jordi Cortadella
UP Catalunya, ES

Physical Design & Verification
Juergen Koehl
IBM, DE