

Large Scale RLC Circuit Analysis Using RLCG-MNA Formulation

Yuichi Tanji
Dept. of RISE
Kagawa University
Takamatsu, Japan
tanji@eng.kagawa-u.ac.jp

Takayuki Watanabe
School of Administration and
Informatics
University of Shizuoka
Shizuoka, Japan
watanat@u-shizuoka-ken.ac.jp

Hidemasa Kubota Hideki Asai
Dept. of Systems Eng.
Shizuoka University
Shizuoka, Japan
hideasai@sys.eng.shizuoka.ac.jp

Abstract

A fast method for timing analysis of large scale RLC networks using the RLCG-MNA formulation, which provides good properties for fast matrix solvers, is presented. The proposed method is faster than INDUCTWISE and more general than the RLP algorithm, where INDUCTWISE and RLP algorithm are known as the state-of-art simulation methods. In the numerical example, good performances of the proposed method are illustrated compared with the previous works.

1. Introduction

Increasing clock speed and low resistance metal on high performance integrated circuits make on-chip inductance effects prominent. The interconnects in the integrated circuits are expressed by RLC circuits. Since the RLC circuits are extremely large scale, the timing simulations for evaluating the inductance effects waste huge CPU times.

It has been known that inverse inductance matrix is useful for large scale RLC network analysis. This concept is effectively realized on INDUCTWISE [2]. Recently, the RLP algorithm attains several ten times faster than INDUCTWISE utilizing the inverse capacitance matrix [3] rather than the inverse inductance matrix. However, the RLP algorithm is restricted to a special class of RLC networks.

In this paper, we present a fast simulation method using the RLCG-MNA formulation which provides good properties for fast matrix solvers. The proposed method can be applied to wider class of RLC circuits. Therefore, this method is more general than the RLP algorithm and faster than INDUCTWISE, which would allow us to build a fast simulator for large scale RLC networks.

2. Timing Analysis via RLCG-MNA Formulation

The idea of RLCG-MNA formulation to RLC circuits is related to how the resistors and inductors as a model of multi-conductor system are treated. In this formulation, KCL is not applied to nodes connecting resistors and inductors. Instead, the branches consisting of resistor and inductor are formulated by KVL. Then, the RLC circuits are expressed by

$$\mathcal{G}\mathbf{x}(t) + \mathcal{C} \frac{d}{dt} \mathbf{x}(t) = \mathbf{b}, \quad (1)$$

where

$$\mathbf{x}(t) = \begin{bmatrix} \mathbf{v}(t) \\ \mathbf{i}(t) \end{bmatrix}, \quad \mathbf{b} = \begin{bmatrix} \mathbf{I}(t) \\ \mathbf{0} \end{bmatrix},$$
$$\mathcal{G} = \begin{bmatrix} \mathbf{G} & \mathbf{A}^T \\ -\mathbf{A} & \mathbf{R} \end{bmatrix}, \quad \mathcal{C} = \begin{bmatrix} \mathbf{C} & \mathbf{0} \\ \mathbf{0} & \mathbf{L} \end{bmatrix}.$$

$\mathbf{x}(t)$ is the circuit variable vector consisting of the node voltages $\mathbf{v}(t) \in \mathcal{R}^l$ and inductor currents $\mathbf{i}(t) \in \mathcal{R}^n$. $\mathbf{I}(t) \in \mathcal{R}^l$ is the independent current source vector. $\mathbf{G}, \mathbf{C} \in \mathcal{R}^{l \times l}$, $\mathbf{R}, \mathbf{L} \in \mathcal{R}^{n \times n}$ are the conductance, capacitance, resistance, and inductance matrices, respectively. $\mathbf{A} \in \mathcal{R}^{n \times l}$ is the incident matrix associated with the inductor branches. The RLCG-MNA formulation (1) provides more compact MNA equation than the original one which is used in INDUCTWISE [2] since the nodes connecting the resistors and inductors are not taken into account.

For the timing analysis of RLC networks, MNA equation is solved by using an implicit numerical integration method. The analysis at each time point is reduced to DC analysis. In INDUCTWISE, $\mathbf{L}^{-1}$ is used and the voltage vector at each time point is obtained by solving the nodal equation. In our method, the nodal analysis approach is also taken. Using the midpoint rule, we can write the update rule of voltages and

elements	INDUCTWISE		RLCG		RLP
	SCD	PCG	SCD	PCG	
341	0.29	6.44	0.29	0.45	0.85
1281	1.08	26.58	0.49	0.96	2.36
4961	7.02	118.23	2.44	3	10.58
19521	104.4	632.88	24.16	22.27	48.91
77441	1910.18	4001.73	496.97	463.88	588.18

Table 1. Comparison of CPU times for a plane circuit analysis.

currents at a discrete time as

$$\left\{ G + \frac{2}{h}C + A^T \left(R + \frac{2}{h}L \right)^{-1} A \right\} v^{k+1} = - \left\{ G - \frac{2}{h}C + A^T \left(R + \frac{2}{h}L \right)^{-1} A \right\} v^k - A^T \left\{ I - \left(R + \frac{2}{h}L \right)^{-1} \left(R - \frac{2}{h}L \right) \right\} i^k + I^{k+1} + I^k, \quad (2)$$

$$i^{k+1} = - \left(R + \frac{2}{h}L \right)^{-1} \left(R - \frac{2}{h}L \right) i^k + \left(R + \frac{2}{h}L \right)^{-1} A \left(v^{k+1} + v^k \right). \quad (3)$$

The coefficient matrix $G + \frac{2}{h}C + A^T \left(R + \frac{2}{h}L \right)^{-1} A$ is corresponding to the nodal admittance matrix which is more compact than one used in INDUCTWISE. Therefore, our method is faster than INDUCTWISE. Furthermore, the condition number of the nodal admittance matrix is better than one in INDUCTWISE. This means that if the preconditioning conjugate gradient method is introduced for solving (2), the convergence is more rapid than that of INDUCTWISE [2] in which this method is used.

The proposed method is applicable to wider class of RLC networks, since $G + \frac{2}{h}C + A^T \left(R + \frac{2}{h}L \right)^{-1} A$ is generally non-singular. On the other hand, the RLP algorithm is only applicable to the circuit with non-singular matrix $G + \frac{2}{h}C$ so that it is obviously restrictive. From this fact, the proposed method is more general than the RLP algorithm.

3. Example

The plane circuit which is corresponding to one layer of packaging system [4], was analyzed by the proposed method. The plane circuit is modeled by the passive RLC elements. Table 1 shows the comparison of CPU times. In this table, “INDUCTWISE” and “RLCG” indicate that the network is expressed by the original- and RLCG-MNA equations, respectively, and “elements” is corresponding to the numbers of total passive elements. “SCD” and “PCG” imply that the nodal equations for updating the voltage vectors at each time point are solved by the sparse Cholesky

decomposition [2] and the preconditioning conjugate gradient method [1], respectively. “RLP” means the RLP algorithm [3]. The time step size is 10 [ps] except for the RLP algorithm. Since the RLP algorithm diverged using this time step, 1 [ps] was taken. The simulations were done by Matlab 7 on Federa Core 3, using Pentium 4 with 3 GHz clock and 1 GByte memory.

For the plane circuit composed of 10×10 cells, the ratios between maximum and minimum eigen values of the nodal admittance matrix are $\kappa = 1.780853 \times 10^{-6}$ for INDUCTWISE and $\kappa = 1.003195 \times 10^{-1}$ for the RLCG-MNA formulation. This means that the condition number of the nodal admittance matrix in (2) is better than one in INDUCTWISE. Therefore, it is considered that the preconditioning conjugate gradient method incorporated with the solution of (2) converges more quickly than INDUCTWISE as shown in Tab. 1. When the sparse Cholesky decomposition is used, the CPU time is about four times faster than INDUCTWISE. The CPU times of the RLP algorithm are comparable to the proposed methods. However, it should be noted that the RLP algorithm is not only restricted by the circuit structures but also a stable time step size is unknown.

4. Conclusions

In this paper, a fast simulation method for the large scale RLCG network analysis has been proposed. This method is based on the RLCG-MNA formulation, where the RLCG-MNA formulation accelerates the speeds of matrix solvers. From the comparison with the state-of-art methods, the effectiveness of the proposed method has been illustrated.

5. Acknowledgment

This work was supported, in part, by Semiconductor Technology Academic Research Center (STARC), Japan. The authors would like to thank to Dr. K. Mashiko, STARC, Mr. G. Yokomizo, Renesas, Mr. M. Utsuki, Sony, Mr. S. Hatasa, ROHM, for their useful suggestions and comments.

References

- [1] T.-H. Chen and C. C.-P. Chen. Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods. *Proc. DAC'01*, 2001.
- [2] T.-H. Chen and C. C.-P. Chen. Inductwise: Inductance-wise interconnect simulator and extractor. *IEEE Trans. TCAD*, 22(7):884–894, July 2003.
- [3] J. Jain, C.-K. Koh, and V. Balakrishnan. Fast simulation of vlsi interconnects. *Proc. ICCAD'04*, 2004.
- [4] T. Watanabe, K. Srinivasan, H. Asai, and M. Swaminathan. Modeling of power distribution networks with retardation using the transmission matrix method. *Proc. EPEP*, 2004.