Estimating Delay Differences of Arbiter PUFs Using Silicon Data

S. V. Sandeep Avvaru, Chen Zhou, Saroj Satapathy, Yingjie Lao, Chris H. Kim, Keshab K. Parhi
Department of Electrical and Computer Engineering
University of Minnesota
Minneapolis, MN 55455 USA

Abstract—This paper presents a novel approach to estimate delay differences of each stage in a standard MUX-based physical unclonable function (PUF). Test data collected from PUFs fabricated using 32 nm process are used to train a linear model. The delay differences of the stages directly correspond to the model parameters. These parameters are trained by using a least mean square (LMS) adaptive algorithm. The accuracy of the response using the proposed model is around 97.5% and 99.5% for two different PUFs. Second, the PUF is also modeled by a perceptron. The perceptron has almost 100% classification accuracy. A comparison shows that the perceptron model parameters are scaled versions of the model derived by the LMS algorithm. Thus, the delay differences can be estimated from the perceptron model where the scaling factor is computed by comparing the models of the LMS algorithm and the perceptron. Because the delay differences are challenge independent, these parameters can be stored on the server. This will enable the server to issue random challenges whose responses need not be stored. An analysis of the proposed model confirms that the delay differences of all stages of the PUFs on the same chip belong to the same Gaussian probability density function.

I. INTRODUCTION

Physical unclonable functions (PUFs) consist of small circuits that can be used for hardware authentication and identification of individual integrated circuit (IC) chips. Several types of PUFs exist; some examples include multiplexer PUFs, ring oscillator PUFs, and SRAM based PUFs. The process variations lead to unique characteristics of these circuits and these unique features are extracted and used as signature of the chip. In a multiplexer (MUX) PUF, the delay difference between the two possible paths of a MUX stage is different for each stage in a chip. These variations are primarily due to layout mismatch and process variations.

This paper, for the first time, presents a novel approach to estimate the delay difference of each MUX stage in a PUF using measured data from PUF chips fabricated in 32 nm process. A total of six PUF chips were fabricated and 96 MUX PUF circuits were implemented on each chip. The layout was identical for each PUF circuit. The challenge response test data are used to model the delay differences of each MUX stage using a simple least mean square (LMS) adaptive filtering algorithm. It is shown that the delay differences indeed form a Gaussian distribution. It is also shown that the delay differences of the various stages of the PUF circuits in each chip and among all chips are unique. These delay differences have not been estimated in any prior analysis of MUX PUFs. The fact that the delay differences belong to the same Gaussian PDF has also not been confirmed from test data before. An advantage of the proposed modeling approach is its simplicity with respect to computation time.

The rest of the paper is organized as follows. In Section II, we present a review of arbiter based PUFs, attacks on the PUFs and a brief introduction to the LMS algorithm. Section III details the steps involved in modeling an arbiter PUF based on the LMS algorithm. In Section IV, we analyze the experimental setup and present the results. In Section V, we analyze the results and discuss their implications. Conclusions are drawn in Section VI.

II. BACKGROUND

A. MUX Based Arbiter PUF

Silicon PUFs were first introduced in [1], and are based on the idea of exploiting statistical variations inherent in manufacturing processes. An arbiter PUF is a delay based PUF and an example of a Silicon PUF. The input to an arbiter PUF is called a challenge, which is a binary vector whose length is typically same as the number of stages in the PUF. The output is called a response, which depends on the path delays of the circuit. As discussed in [2], there are sufficient manufacturing process variations across different implementations in order to uniquely identify each chip. A randomly chosen set of challenges and their corresponding responses are called challenge-response pairs (CRPs). An example MUX PUF is illustrated in Fig. 1. In an N-stage PUF, a rising edge applied to the PUF races through a possible 2^N paths that depend on the N-bit challenge and reaches the arbiter. At each stage, there is a multiplexer which acts as a switch controlled by the corresponding challenge bit, thereby modifying the path. The arbiter block at the end determines the response based on which rising edge arrives first. Accordingly, the response is either a ‘0’ or a ‘1’.

Fig. 1: An arbiter based PUF structure
B. Attacks on Arbiter PUFs

As discussed in [3], possible attacking strategies on PUFs can be classified into 3 kinds: Prediction attacks, Reverse engineering attacks and Collision attacks. A Reverse engineering attack attempts to learn the behavior of a PUF by studying the input-output relation between several challenge response pairs. The knowledge of the PUF architecture and the amount of CRPs available usually have a significant effect on the feasibility of an attack. Several reverse engineering attack strategies have been proposed in the past. Lee et al [2] have demonstrated the vulnerability of arbiter PUFs to attack strategies have been proposed subsequently, but most of them utilize CRPs generated by simulated arbiter PUFs instead of silicon data. In [4] and [5], responses from physically realized integrated circuit chips have been used to model attacks using machine learning algorithms. The results in [5] were based on Logistic Regression. In [4], the authors investigate artificial neural network (ANN) and support vector machine (SVM) classifiers.

C. Least Mean Square (LMS) Algorithm

Gradient descent or the method of steepest descent [6] is an adaptive optimization algorithm used to minimize (or maximize) a given function $J(n)$, referred as the cost function. Starting from an arbitrary tap-weight vector ($w$), the solution improves iteratively. In each iteration, the weight vector is adjusted in the direction of the steepest descent or the direction opposite to the gradient of the cost function. Ultimately, under appropriate conditions, the solution converges to the Wiener solution.

D. Artificial Neural Networks

Machine learning techniques are computer algorithms that are used to compute a model by learning complex input-output relations from available information. These models are then used to predict outputs for other inputs. We need to provide sufficiently large amount of data to a machine learning algorithm, in order to learn an input-output mapping. The data in our case are the available CRPs. The machine learning technique we implement in this paper is Artificial Neural Networks. The simplest version of an ANN is called a single layer perceptron. A perceptron, the basic processing element in any ANN, defines a hyperplane which can be used to divide the input space into two parts [7]. For instance, this can be applied as such to train a binary classifier. In this work, a perceptron structure with a hard-limit transfer function was implemented.

III. LMS ALGORITHM BASED MODELING

As our aim is to predict the response bit of an arbiter PUF from a challenge vector, inputs to our models are the challenge vectors and outputs are the corresponding responses. In the proposed model, each challenge or response bit that is 1 or 0 is mapped to -1 or 1, respectively. As described in the previous section, the LMS algorithm is essentially a tool to estimate the parameters (called weights) which optimally express a given input-output relation by minimizing a so called cost function. In other words, our objective is to minimize the mean squared error between the predicted response and the desired response.

A. Additive linear delay model

It has been established that an arbiter based PUF circuit can be expressed as a linear model [8] [9]. According to additive linear delay model, the delay difference at the last stage of the PUF can be modeled as the sum of individual delay differences at each stage. It is important to note that the sign (or direction) of the delays at each stage is modified by the corresponding challenge bits. If $\Delta_i$ denotes the delay difference at the $i$-th stage and $C_i$ denotes the challenge bit at the $i$-th stage of an arbiter PUF with $N$ stages, the overall delay difference $\Delta$ can be computed as

$$\Delta = \sum_{i=1}^{N} \Delta_i X_i$$

where each $X_i$ is computed as a cumulative XOR of the successive challenge bits, i.e., $X_i = C_{i+1} \oplus C_{i+2} \ldots \oplus C_N$ and $X_N = C_N$, and $\Delta_i$ represents the delay difference in stage-$i$.

B. Algorithm

An arbiter PUF is a delay based model and can be parameterized by additive linear delay model. These parameters, i.e., the delay differences at each stage or the values of $\Delta_i$'s, are considered as the weights of an adaptive filter. Fig. 2 shows the block diagram which illustrates the sequence of steps involved in estimating these weights based on the LMS algorithm from a given set of CRPs. The input vector is concatenated with a ‘1’ to account for the bias. So, the tap-weight vector is of size $N+1$ if the MUX has $N$ stages. The filter output $y(n)$ is then computed and compared to the desired response bit $d(n)$. The difference $e(n)$ is then used to update the weights.

IV. EXPERIMENTAL SETUP AND RESULTS

A. PUF Specifications and Data

A total of six chips with 96 MUX PUF circuits with 32 stages per chip were fabricated on IBM 32 nm HKMG process. The MUX PUFs were divided into two types: linear MUX
B. Modeling results

As we have a 32 stage PUF, each challenge is a 32-bit vector. So, 33 tap-weights are defined, including a weight for the bias term, and are initialized to random values between 0 and 1. The number of CRPs used for training the model is varied in order to observe its effect on model accuracy and model parameters. In order to obtain reliable estimates, a five-fold cross validation scheme is used to validate the trained models. This means that 80% of the available data is used to train the model and the remaining 20% is used to validate it, and this is repeated for five times, until all the data are tested. The response of the model is decided to be either ‘0’ or ‘1’ based on whether the output is positive or negative. These model responses are compared with the true responses to compute classification accuracies. The average accuracy across the five folds is considered as accuracy of the model.

This paper considers modeling of the MUX PUF using ANN and the LMS algorithm. The results of the two modeling approaches are compared. The LMS algorithm applies the gradient descent with adaptive learning rate to train the network. Mean square error is used as the cost function. The data are divided into 5 folds out of which, 3 folds are used for training while one fold is used for validation and the remaining fold is used to test the accuracy of the model. The validation fold is required in order to test the convergence of the network and decide when to stop training. These are implemented using MATLAB neural network toolbox.

Fig. 3(a) shows how the accuracy of the models based on the LMS varies with the number of CRPs available. Fig. 3(b) shows the variation of testing accuracy of models trained using single layer perceptron, as a function of number of CRPs. Each figure has two plots corresponding to the data from PUFs on two different chips.

PUFs and feed-forward MUX PUFs. This paper presents the results of modeling and analysis of the linear MUX PUF based on data measured from two chips. 10000 challenges were randomly generated and the circuits were tested multiple times with each challenge. The source voltage was 0.9 volts. All the measurements collected for this experiment were recorded at an ambient temperature of 25 degrees Celsius.

C. Convergence of $\Delta$ values

The $\Delta$ values cannot be considered as estimates of parameters of a PUF if they are not reliable and consistent. In order to validate the reliability of these estimates, the PUFs have been modeled multiple times and convergence of the estimates has been verified. Initially they are assigned a random value between 0 and 1. As the training progresses, they converge to their true values. Fig. 4(a) shows how the estimated delay differences change as more challenges are used for training. The values oscillate initially and gradually attain a stable value.

Fig. 4(b) shows the model parameters estimated using the perceptron algorithm as a function of number of CRPs used. Initially, the model parameters vary considerably with change in challenges but they gradually stabilize as the CRPs increase in number.

Moreover, the delay differences estimated using LMS algorithm have been observed to be scaled versions of the model parameters of perceptron. Fig. 5 presents a comparison of estimated delay differences using both techniques. Each value plotted corresponds to delay difference at a given stage (represented on the X-axis). A scale factor of -100 has been multiplied to the LMS estimates. Fig. 5 clearly illustrates a one-to-one correspondence between the models. Thus, delay differences can be estimated from either the LMS model or the perceptron model.
possibly CRPs since the number increases exponentially, considerably reduced. Moreover, it is impractical to store all the certain benefits. First, the storage memory requirement is very significant. 96 PUFs were fabricated on a chip and 1000 CRPs were recorded at every stage, the delay difference values follow a similar distribution of the estimated delay differences for 96 PUFs (for each of these PUFs. Based on these CRPs, PUF parameters were used to compute approximate software clones for two 32 nm arbiter PUFs with 32 stages. In both cases, the proposed model achieved significant accuracy. One conclusion of these experiments is that only the model parameters, as opposed to challenge-response pairs, can be stored on the server. This reduces memory size at the expense of time to compute the response. Future work will be directed towards modeling the feed-forward MUX PUFs based on test data from the fabricated chips.

VI. CONCLUSION
We have proposed an LMS based algorithm to estimate the delay differences, referred to as $\Delta$ values, at each stage of an arbiter PUF. Arbiter based PUFs can be modeled as additive delay models that are parameterized by these individual delay differences. It is shown that the delay estimates can be obtained by scaling the model parameters of the perceptron model. These $\Delta$ values were used to compute approximate software clones for two 32 nm arbiter PUFs with 32 stages. In both cases, the proposed model achieved significant accuracy. One conclusion of these experiments is that only the model parameters, as opposed to challenge-response pairs, can be stored on the server. This reduces memory size at the expense of time to compute the response. Future work will be directed towards modeling the feed-forward MUX PUFs based on test data from the fabricated chips.

ACKNOWLEDGMENT
This research has been supported by the National Science Foundation under grant number CNS-1441639 and the semiconductor research corporation under contract number 2014-TS-2560.

REFERENCES