3T-TFET bitcell based TFET-CMOS Hybrid SRAM design for Ultra-Low Power Applications

Navneet Gupta1,2, Adam Makosiej2, Andrei Vladimirescu1, Amara Amara1, Costin Anghel1
1 MINARC Laboratory, Institut Supérieur d'Electronique de Paris (ISEP) France,
2 LETI, Commissariat à l’Energie Atomique et aux Energies Alternatives (CEA-LETI) France
(costin.anghel@isep.fr, navneet.gupta@isep.fr)

Abstract—This paper presents a TFET/CMOS hybrid SRAM architecture designed to address the requirements for ULP (Ultra-Low Power) applications, like IoT (Internet of Things). A novel 3-Transistor TFET SRAM cell is used for array while CMOS for periphery. The simulation extractions for power and speed are done including wiring and device parasitic capacitance from 4Kb SRAM designed in 28nm FDSOI CMOS process using MOSFETs & Tunnel FETs (TFETs). The proposed 3T-TFET SRAM cell supports aggressive voltage scaling without impacting data stability and allows application of performance boosting techniques without impacting cell leakage. A 0.35 fA/bit memory array leakage current was achieved showing a 14x to 104x improvement compared with state-of-the-art TFET and CMOS SRAM bitcells. Minimum read and write access pulse is evaluated at 1.27ns at sub-1V supply voltage.

Keywords—Tunnel FET; Negative Differential Resistance(NDR); SRAM; Internet of Things(IoT)

I. INTRODUCTION

Constant increase in market demand for longer battery life and better performance particularly for devices in the IoT world forces the development of more energy efficient solutions. Since in modern SoCs SRAM can dominate the overall power consumption its power optimization is becoming ever more important [1-4]. In [4] Hanson et al. reported processors with 39% and 51% of total standby power dissipated in instruction memory and data memory, respectively, the SRAM being responsible for 90% of the total standby power consumption. In order to address this problem two main axes of improvement are being investigated, one focusing on architectural improvements and various circuit techniques and the other on introducing other than CMOS devices into SRAMs.

Owing to the increasing importance of the IoT market, many recent reports were oriented towards an optimization of standby power for systems with low activity durations [1-2]. To this end, efforts were made to optimize dynamic power consumption at both system and circuit level using various circuit techniques, like dynamic voltage frequency scaling (DVFS), power gating, etc. and/or sacrificing bitcell area to provide less leakage while maintaining sufficient performance [1-2]. DVFS is a particularly important technique in the IoT world due to the mode dependent operating frequency requirement, ranging from a few kHz to tens of MHz. In [1] the use of a ultra-long channel and ultra-low leakage bitcell is proposed, which together with an application of various circuit techniques allowed the reduction of SRAM leakage to only 27fA/bit. In [2], the authors proposed the use of a 10T-SRAM cell enabling low voltage operation and leakage reduction resulting in only a 30% of power consumption coming from the memory. Furthermore the separation of SRAM into two 4Kb macros allows application of independent active/retention operation modes providing system level control for SRAM power reduction. In [4], techniques like data compression and instruction set optimization were analyzed in order to reduce memory size requirement and standby power consumption.

Another approach to SRAM power optimization consists in exploring other than CMOS technology solutions for SRAM design. In [5], Baumann et al. used FeRAMs to reduce power consumption. However, FeRAMs need extra processing step for fabrication and additional control for operation resulting in extra cost and power budget. The Tunnel Field Effect Transistor (TFET) was proposed as a possible solution to reduce power dissipation. Tunnel transistors are different in their working principle from MOSFETs. The TFET operates by band-to-band tunneling and, therefore, the subthreshold slope (S) is not limited to 60mV/dec. as in the case of CMOS [6-8]. Fabricated TFETs with S as low as 30mV/dec have already been measured [8]. Progress on TFET devices has encouraged research on TFET circuits. Few reports in the literature on TFET circuits describe mostly the design of TFET SRAM cells. Saripalli et al. demonstrate in [9] a number of structures for heterojunction TFET SRAM simulated at VDD=0.3V. Yang et al. focused on the analysis of the 6T architecture with various kinds of transfer transistors (inward or outward n- or p-TFET), and on the analysis of the efficiency of assist techniques for VDD=0.8V [10]. Kim et al. demonstrated a novel 7T architecture simulated using heterojunction TFETs at VDD=0.5V [11], where the extra transistor serves as the read port, separating the read and write mechanisms, similarly to the CMOS 8T SRAM cells [12]. Yet another 6T cell structure operating at VDD=0.3V was demonstrated by Singh et al. [13], where the 6T cell core itself is modified to account for the particular operation of the TFETs.

Part of the above-mentioned reports on TFET SRAMs revealed difficulties in obtaining sufficient stability in read and write operations [9-11]. As the stability in both operation modes is inherently low due to the electrical performance of the TFETs, it is difficult for circuit designers to find the best balance between read and write. Moreover, due to the unidirectional TFET behavior, the researchers were forced to...
target low-VDD operation resulting in even more difficulty in obtaining sufficient stability margins in active mode. New architectural solutions were developed [11, 13] to improve stability of single cell. But cells proposed in [11, 13] suffer from half-selection (HS) and write-disturb (WD) when organized as an array of memory cells.

Single and dual port TFET SRAMs proposed in [14,15] are free from HS and WD. In [15], TFET/C莫斯 hybrid Dual-Port SRAM (DPSRAM) based scratchpad memory is proposed with ultra-low leakage current (<5 fA/bit) with 29% area increase in comparison to a 6T-SRAM. However, dynamic power consumption for these memories is more than 6T-CMOS because of increased load on high capacitance nodes, like wordlines.

In [16], 4T-TFET SRAM cells is proposed using negative differential resistance (NDR) property of TFETs in reverse bias. The NDR property of TFET [17] is very promising in order to design compact latch. The architecture proposed in [16] suffers from stability and performance issues. In order to maintain data during read operation, read current should be less than the hump current (in pA range) provided by NDR. Such constrain leads to an extremely slow read with the risk of data corruption while executing the operation. Besides, the TFET transmission gate for data access limits the maximum operating voltage.

This work targets the investigation of ultra-compact SRAM design using Si TFETs, compatible with CMOS, for ULP with ultra-low leakage for long battery life time and good performance. We analyzed the architecture-level issues in TFET SRAM design and demonstrate a novel 3T-TFET SRAM cell designed using NDR property of TFETs in reverse bias. Proposed design supports aggressive voltage scaling without impacting data stability of the cell, and allows application of performance boosting techniques without impacting cell leakage. The new cell maintains reasonable stability in all operation modes without using any assist technique. With this, TFET/CMOS hybrid memory architecture is proposed using 3T-TFET bitcell with CMOS peripheral circuits. These two technologies are compatible for fabrication in a single FDSOI CMOS process. Our analysis remains valid for hetero-junction TFET designs as well.

II. TUNNEL FETS

TFETs are reverse-biased p-i-n gated junctions that operate by tunneling effect. Our devices were calibrated on data present in the literature [14, 17]. The structure is built using Low-k (SiO2) Spacers and a High-k (HfO2) Gate dielectric [17]. The gate and the spacers lengths are 30nm each. The gate dielectric physical thickness is 3nm, whereas the Silicon film (tSi) is 4nm. The TFET forward characteristics, including the advantages and drawbacks with respect to CMOS have been widely explained in the literature [14-17]. The cell proposed here is based on typical reverse-biased output characteristics of TFET. Such characteristics are presented in Figure 1. Three regions can be distinguished in Figure 1 as follows: i. the hump; ii. the flat-current region and iii. the p-i-n turn-on.. The band-to-band tunneling current dominates the hump, the charge injection mechanism being schematically shown in Figure 2(a). The current severely reduces and attains its minimum in the flat-current region, whereas the tunneling current is suppressed due to the non-overlapping bands, as shown in Figure 2(b). The turn-on of the p-i-n diode is dominated by the thermionic emission over the barrier, a mechanism represented in Figure 2c.

In literature, the reverse-biased output characteristics are called ‘unidirectional’, due to the fact that the gate loses the control over the device for high negative drain voltages. Therefore, TFETs should not be biased in reverse with high negative VDS for n-TFET to avoid high leakage currents, as shown in Figure 1. TFET gate to source (C GS) and gate to drain (C GD) capacitances are shown in Figure 3. The C GS for TFETs is always low and has weak dependence on gate voltage; total gate capacitance is dominated by C GD.

Figure 1 Reverse biased output characteristics of the TFET with V GS step: 0.25V, highlighting the three distinct regions (see Section II).

Figure 2 Schematic representations of the charge injection mechanisms for a. the hump; b. the flat region and c. the p-i-n turn-on region.

Figure 3 TFET Capacitances (C GS and C DS) for reverse bias V DS.
For circuit simulation, both p and n TFETs were modelled using look-up tables. Both DC and capacitance characteristics were implemented as \( I_d(V_{GS}, V_{DS}) \), \( C_{GS}(V_{GS}, V_{DS}) \), \( C_{GD}(V_{GS}, V_{DS}) \) tables. From the analysis presented, the reduction in static power using TFETs is clear, however the limitation is in speed of operation and dynamic power consumption.

III. PROPOSED SRAM CELL

The basic idea of creating static latch using NDR with two TFET devices and SRAM bitcell using three TFETs is shown in Figure 4. During retention, the devices \( M_0 \) (PFTET) and \( M_1 \) (NTFET) are in reverse bias condition with \( 0 < V_D - V_S \leq 0.6 \text{V} \) and BiasM0/BiasM1 are kept such that both devices get sufficient gate drive for hump. The \( I_D \) vs. \( Q_{int} \) characteristics with reverse bias \( V_{DS} \) for two TFET devices connected in series is shown in Figure 5. This results in a latch behavior with the condition that the total cell supply should be less than the critical point where the TFET current becomes independent of gate voltage (refer Figure 1). For our devices this point is at 0.6V. Read operation is done using RBL and RWL lines with RBL pre-charged and RWL active low. Write operation is performed using a combination of voltages on supply and bias lines. Voltages of different signal during retention and write operations are shown in Table 1. Various operating modes are described in following sub-sections.

A. Retention Mode and stability

Figure 5 shows \( I_D \) for \( M_0 \) and \( M_1 \) with a sweep on \( Q_{int} \) for circuit shown Figure 4(a). Since \( M_0 \) conducts near '0' and \( M_1 \) conducts near \( V_{DD} \) '0' value in the cell is stored on \( M_0 \) with \( M_1 \) OFF, '1' value in the cell is stored on \( M_1 \) with \( M_0 \) OFF. For cell supply of 0.6V, \( Q_{int} \) will be charged through \( M_0 \) for \( 0 < Q_{int} < 100 \text{mV} \) till \( Q_{int} = 0 \text{V} \). Similarly, \( Q_{int} \) will be charged by \( M_1 \) for \( 0.5 \text{V} < Q_{int} < 0.6 \text{V} \). \( V_{margin} \) shows the voltage range for which the cell is metastable and the distance between two stable states of the cell. The current peak value varies with the applied gate voltage but the width of the hump remains fairly independent of gate voltage (see Figure 1). The stability constraints for the proposed cell are significantly different from conventional 6T-SRAM cell because the data storing node \( (Q_{int}) \) is isolated in all operating conditions. Therefore, stability during read/write operation is similar to static noise margin of the cell. This results in weak dependence of cell static noise margin on cell supply voltage. This cell has static noise margin of 100 mV (width of current hump) for \( V_{margin} \geq 0 \).

Two variants of the proposed cell are shown Figure 4(a) and (b). Circuit shown in Figure 4(a) provides high write speed and low capacitance on supply nodes \( (V_D \& V_S) \) because of low \( C_{GS} \) in TFETs and constant \( V_{GS} \) during write for \( M_0 \) and \( M_1 \). In circuit shown in Figure 4(b), \( V_{GS} \) for \( M_0 \) and \( M_1 \) is continuously changing with \( Q_{int} \) during write operation because of source nodes connected to \( Q_{int} \). This results in performance penalty; however, this circuit is better in terms of stability because of higher hump current due to higher \( V_{GS} \) for \( M_0 \) and \( M_1 \) during retention mode.

### Table 1: Supply voltages for different modes of operation

<table>
<thead>
<tr>
<th>Mode</th>
<th>( V_D )</th>
<th>( V_S )</th>
<th>( V_{bl} )</th>
<th>BiasM0</th>
<th>BiasM1</th>
<th>BiasM0</th>
<th>BiasM1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Retention</td>
<td>0.75</td>
<td>0.75</td>
<td>0.75</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Write-1</td>
<td>0.25</td>
<td>0.75</td>
<td>0.75</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>0</td>
</tr>
<tr>
<td>Write-0</td>
<td>0.25</td>
<td>0.75</td>
<td>0.75</td>
<td>0.5</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
</tr>
<tr>
<td>Read</td>
<td>0.75</td>
<td>0.25</td>
<td>0.75</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

B. Write Operation:

During retention, \( M_0 \) and \( M_1 \) are in reverse bias. Basic idea for writing in this cell is to forward bias both \( M_0 \) and \( M_1 \) by changing \( V_{DS} \), such that they behave like FETs, and control the gate bias to switch off either \( M_0 \) or \( M_1 \) depending on the value to be written in the cell. Different signal voltages during retention and write are shown in Figure 6. For writing in the cell shown in Figure 4(a) (Arch-1), \( V_D \) and \( V_S \) voltages are swapped to make \( V_D > V_S \) and both \( M_0 \) and \( M_1 \) are forward biased. For writing '0', BiasM0 is pulled up to reduce the gate drive of \( M_0 \) and BiasM1 remains the same; thus, \( M_1 \) will discharge the node \( Q_{int} \) to voltage on \( V_D \). Similarly for writing '1', BiasM1 is pulled down to reduce gate drive of \( M_1 \), BiasM0 remains same; therefore, \( M_0 \) will charge the node \( Q_{int} \) to the voltage on \( V_S \). Waveforms for writing '0' and '1' are shown in Figure 7.

C. Read Operation

Read operation is done using single ended read scheme with RWL and RBL lines. RWL selects the row to be read. RBL can be allowed to discharge fully or a single-ended sense amplifier can be used. Full discharge is preferable for low voltage operation and to maintain the column pitch for reading circuit. The read waveform is shown in Figure 8 for reading '0' and reading '1'.
IV. MEMORY ARCHITECTURE

Figure 9 shows the memory cell array organization including routing of signals. Data words are stored horizontally. \( V_D \) and \( V_S \) are routed horizontally to align with the data word. BiasM0 and BiasM1 are routed vertically. In this architecture, selection of the row to be written is done by \( V_D \) and \( V_S \), and value to be written in each cell is decided by BiasM0 and BiasM1. Selection of row to be read is done by RWL and data is read using RBL’s.

Proposed memory architecture is shown in Figure 10. In order to optimize the cell array leakage current, bitcell array is designed fully with TFETs. Periphery is designed using CMOS to optimize area for the same speed of operation in comparison to TFETs because of higher drive strength. We have used single ended sense amplifier to limit the bitline discharge to reduce power consumption and to allow bigger column size.
A. Memory Layout

Layout for dual-cell block and cell array of 64x32 size is shown in Figure 11. The cell size is 0.1266 \( \mu \text{m}^2 \)/bit with logic design rules. Area is similar to industrial high density (HD) 6T-CMOS cell which used compact design rules in comparison to logic design. In this layout, the TFET M3 (200nm) on read port is twice the size of M0 and M1 (100nm). This improves the read speed of the design. In order to have optimized rectangular layout of bitcell, two bitcells are combined together in layout to have six transistors. Cell boundaries are represented by dotted lines to show each cell separately. Because of the reduced cell width, the wiring capacitances on the various horizontal lines in the cell array are reduced. The extracted values of wiring capacitances form the layout are 50% in comparison to the same size of memory designed using compact 6T-SRAM cell. Due to the low bit-cell capacitance and low C_{GS} capacitance of TFET devices, the total capacitance on VD, VS and RWL lines are less than half with respect to standard 6T-CMOS. This results in drivers (for RWL, VD and VS) with less leakage for same specification of transition time and word size.

B. Energy Efficiency

For the proposed design energy consumption is computed with the following assumptions, during read 50% of data are ‘0’ and 50% are ‘1’; and 50% operations are read and 50% are write. Overall comparison of energy consumption in various modes and bitcell area is shown in Table 2. \( E_{\text{READ}} \) is the energy consumed during read on row drivers and bitlines. Bitline discharge is limited to 200 mV for 3T-TFET and 8T-TFET SRAMs because they use single ended sensing. Bitline discharge is limited to 100mV for 6T-SRAM with differential read. \( E_{\text{WRITE}} \) is energy consumed during write operation. \( I_{\text{LEAK}} \) in active mode is total leakage in bitcell array and periphery with dynamic power gating implementation (only 25% of the drivers are switched ON depending on the accessed address). \( I_{\text{LEAK}} \) in standby mode is computed with periphery OFF and cell array power ON to retain the data.

We have analyzed and compared the leakage power consumption of wordline drivers for proposed design with 6T-SRAM and 8T-TFET SRAM cells for same transition time specification. Bitcell array leakage is 10^4x and 77x lesser in comparison to 6T-CMOS (HD) and ultra-low leakage 6T-65nm CMOS SRAM [1] cells, respectively. Bitcell leakage is 14x lesser in comparison to 8T-TFET SRAM cells [14, 15]. During standby, total leakage is coming from cell array, thus TFET memory leakage is much lower than CMOS memories. Overall memory leakage during active mode, including bitcells and drivers, for proposed design is 52% less than 6T-CMOS and 77% less than 8T-TFET SRAMs.

Because of low capacitance on VD, VS and RWL lines, dynamic power consumption is our design is 70% less in comparison to 6T-CMOS SRAM and up-to 90% less in comparison to 8T-TFET SRAM.

C. Read and Write Performance

Read and write minimum wordline pulse width (WLP_{crit}) is shown in Figure 12. For the full range of operation cell leakage is < 0.35fA/bit because devices M0 and M1 are in reverse bias. As shown in Figure 12, the read/write speed can be increased by using assist techniques for low voltage operation. Since the cell data storage node is isolated from RBL and bias voltages of M0 and M1, negative wordline (NWL) can be used to increase read speed without impacting the cell stability. Similarly for write, speed can be increased without degrading cell stability by boosting bias voltages (BiasM0 and BiasM1). Read performance is improved by 29x, by using negative wordline (RWL) with -100mV and -150mV for 0.4V and 0.3V supplies, respectively. Similar for write, with a boost of 100 mV on bias voltage results in 4.8x improvement at 0.3V cell supply.

Overall performance is estimated including periphery delays in row decoder, drivers and sensing. Proposed design supports overall read speed from 1.92 GHz to 3.82 MHz and write speed from 429 MHz to 17.3 MHz for 0.6 V to 0.3V on cell supply, with BiasM0 and BiasM1 from 1.2V to 0.6V. This includes, overall five voltages. This can be implemented either with five supplies or three supplies with two voltage dividers.

Figure 11 Cell array and cell layout
Table 2 Comparison-Power and Area

<table>
<thead>
<tr>
<th>Cell</th>
<th>VDD [V]</th>
<th>WL\textsubscript{Pulse} Read [ns]</th>
<th>WL\textsubscript{Pulse} Write [ns]</th>
<th>E\textsubscript{READ} [fJ/acc.]</th>
<th>E\textsubscript{WRITE} [fJ/acc.]</th>
<th>E\textsubscript{AVG} [fJ/acc.]</th>
<th>I\textsubscript{LEAK Active} [pA/bit]</th>
<th>I\textsubscript{LEAK STBY} [fA/bit]</th>
<th>Area-Bitcell [μm²]</th>
</tr>
</thead>
<tbody>
<tr>
<td>8T-TFET[14]</td>
<td>1</td>
<td>0.26</td>
<td>1.10</td>
<td>28.5</td>
<td>61.0</td>
<td>44.8</td>
<td>25.5</td>
<td>5.00</td>
<td>0.336</td>
</tr>
<tr>
<td>6T-CMOS</td>
<td>0.75</td>
<td>0.27</td>
<td>0.16</td>
<td>9.10</td>
<td>12.9</td>
<td>11.0</td>
<td>11.8</td>
<td>7.8*10³</td>
<td>0.120</td>
</tr>
<tr>
<td>3T-TFET[Proposed]</td>
<td>0.6</td>
<td>0.21</td>
<td>0.93</td>
<td>1.81</td>
<td>4.99</td>
<td>3.40</td>
<td>5.72</td>
<td>0.35</td>
<td>0.1266</td>
</tr>
<tr>
<td>6T-CMOS[1]</td>
<td>1.2</td>
<td>7ns (access time)*</td>
<td>N.A.</td>
<td>N.A.</td>
<td>25μW/MHz²</td>
<td>N.A.</td>
<td>27.0</td>
<td>2.04</td>
<td></td>
</tr>
</tbody>
</table>

* Measurement values reported for full memory [1]

Figure 12 Read/Write performance (WLP\textsubscript{crit}) vs. cell supply voltage, including improvements with read/write assist techniques

V. CONCLUSION

A new integrated 3T-TFET bitcell based TFET/CMOS hybrid SRAM architecture has been introduced. The memory array is built with TFETs for ultra-low leakage and the CMOS periphery. The proposed 3T-TFET bitcell uses NDR based 2T-TFET latch for data storage and 1T for read port. A new write mechanism using supply lines has been proposed. Ultra-low leakage current (< 0.35fA/bit) of memory cells has been achieved. Proposed design supports voltage scaling and works from 0.6V to 0.3V bitcell supply voltages. Read/write speed improvement up-to 70% and 90% can be done using assist techniques for 0.4V and 0.3V cell supply, respectively.

References