

# Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology

Yusuke Shuto, Shuu'ichirou Yamamoto, and Satoshi Sugahara

Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan  
shuto@isl.titech.ac.jp

**Abstract**—Power-gating (PG) architectures employing nonvolatile state/data retention are expected to be a highly efficient energy reduction technique for high-performance CMOS logic systems. Recently, two types of PG architectures using nonvolatile retention have been proposed: One architecture is nonvolatile PG (NVPG) using nonvolatile bistable circuits such as nonvolatile SRAM (NV-SRAM) and nonvolatile flip-flop (NV-FF), in which nonvolatile retention is not utilized during the normal SRAM/FF operation mode and it is used only when there exist energetically meaningful shutdown periods given by break-even time (BET). In contrast, the other architecture employs nonvolatile retention during the normal SRAM/FF operation mode. In this type of architecture, an even short standby period can be replaced by a shutdown period, and thus this architecture is also called normally-off (NOF) rather than PG. In this paper, these two PG architectures for a FinFET-based high-performance NV-SRAM cell employing spintronics-based nonvolatile retention were systematically analyzed using HSPICE with a magnetoresistive-device macromodel. The NVPG architecture shows effective reduction of energy dissipation without performance degradation, whereas the NOF architecture causes severe performance degradation and the energy efficiency of the NOF architecture cannot be superior to that of the NVPG architecture.

**Keywords**—power-gating; nonvolatile SRAM; break-even time; FinFET

## I. INTRODUCTION

Power-gating (PG) is the most attractive architecture to reduce static power in advanced CMOS logic systems such as microprocessors and SoCs [1]. However, data-transfer for state and data retention that is required to execute PG costs the performance overhead for PG and restricts the energy performance of PG. Thus, nonvolatile memory circuits, such as nonvolatile caches, register files, and registers, have a great impact on highly energy-efficient PG for microprocessors and SoCs [2-6]. Although various types of nonvolatile SRAM/FF cells have been proposed [2,3,5-14], their microarchitecture for PG using nonvolatile state/data retention can be divided into two categories. Yamamoto *et al.* proposed a nonvolatile PG (NVPG) architecture using nonvolatile bistable circuits such as nonvolatile SRAM (NV-SRAM) and nonvolatile flip-flop (NV-FF) [7], in which various bistable memory circuits such as caches, register files, and registers in logic systems are configured with these NV-SRAM and NV-FF circuits. In this type of architecture, the operations are divided into normal operation mode and shutdown (power-off) mode (Fig. 1(a)). In the normal operation mode, nonvolatile retention is not used




Fig. 1. Time evolution of power dissipation for (a) nonvolatile power-gating (NVPG) and (b) normally-off (NOF) architectures.

even when there exists a relatively short standby period, i.e., the NV-SRAM and NV-FF circuits execute only the ordinary SRAM/FF operations in the normal operation mode. When a shutdown period is longer than break-even time (BET) (that is an important performance index for energy performance of PG and gives a minimum shutdown period), shutdown of circuit domains (or a system) with nonvolatile state/data retention is executed. In the NVPG architecture, the NV-SRAM/NV-FF cells need to have ability to electrically separate the nonvolatile retention mode from the normal SRAM/FF operation mode in order to avoid degradation of circuit performance during the normal operation mode and an increase in their BET [2,5-9]. The other type of PG architecture is the so-called “normally-off (NOF)”. In this type of architecture, the nonvolatile retention is employed even during the normal operation mode [10-12], and thereby the circuit domains can be powered off even during the normal operation mode, that is, the normally-off operation is possible (Fig. 1(b)). However, since the nonvolatile retention is used for the normal operation mode, fatal problems such as an increase in run-time energy dissipation are caused. This is due to high store energy for nonvolatile memory elements. Therefore, the NOF architecture is not suitable for always-on applications of microprocessors and SoCs (e.g., wearable devices) [15], but literally applicable to normally-off applications such as specific microcontrollers with very long standby intervals between occasional operations. However, controversy has arisen over the energy efficiency of the NOF architecture [4,10-12].

TABLE I. DEVICE AND CIRCUIT PARAMETERS FOR HSPICE SIMULATIONS

FinFET	
Channel length: L	20 nm
Supply voltage: $V_{DD}$	0.9 V
Fin width	15 nm
Fin height	28 nm
NV-SRAM cell	
Fin No.	(Load, Driver, Access, PS-FinFET) (1, 1, 1, 1)
$V_{DD}$	0.9 V
$V_{SR}$	0.65 V
$V_{CTRL}$	0.5 V
Read/Write speed (NVPG arch.)	300 MHz (1GHz for Fig.9(b))
MTJ	
Tunneling magnetoresistance: TMR	100%
Resistance-area product: RA (P mag.)	$2 \Omega \cdot \mu\text{m}^2$
Voltage at half-maximum TMR: $V_{half}$	0.5 V
CIMS critical current density: $J_c$	$5 \times 10^6 \text{ A/cm}^2$ ( $1 \times 10^6 \text{ A/cm}^2$ for Fig.9(b))
Device diameter: $\phi$	20 nm
CIMS critical current: $I_c$	15.7 $\mu\text{A}$
Resistance: $R_p(0)$ (Parallel mag.)	6.36 k $\Omega$
$R_{AP}(0)$ (Antiparallel mag.)	12.7 k $\Omega$

The NVPG and NOF architectures have been individually investigated using different NV-SRAM/NV-FF cells that have different leakage currents, noise margins, and operation speeds. In this paper, these two types of PG architectures for a high-performance FinFET-based NV-SRAM cell employing spintronics technology (in which spin-transfer-torque magnetic tunnel junctions (MTJs) are used as nonvolatile memory elements for the NV-SRAM cell) are systematically analyzed using HSPICE with an accurate MTJ macromodel [7]. The comparative study of the energy performance and BET of these architectures reveals that the NVPG architecture can achieve effective reduction of the energy dissipation without degradation of the circuit performance. On the other hand, the NOF architecture is difficult to show effective energy reduction and causes degradation of the circuit performance owing to the store operation to MTJs during the normal operation mode.

## II. CIRCUIT CONFIGURATION AND SIMULATION METHOD

Figure 2 shows the circuit configuration of the FinFET-based NV-SRAM cell employing pseudo-spin-FinFET (PS-FinFET) architecture [2-9]. The PS-FinFET is a circuit for reproducing spin transistor functions using a FinFET and an MTJ [3]. The PS-FinFETs in the cell can electrically separate the MTJs from the ordinary 6T-SRAM part during the normal operation mode [2,8]. In general, FinFET-based SRAM cells are designed by the fin number of the constituent FinFETs rather than channel width optimization. Here, the fin numbers of the load transistors, driver transistors, pass transistors, and PS-FinFETs in the NV-SRAM cell are denoted by  $N_{FL}$ ,  $N_{FD}$ ,  $N_{FP}$ , and  $N_{FPS}$ , respectively. Design of  $N_{FL}$  and  $N_{FD}$  is highly important, since it restricts the occupied area and static noise margins (SNMs) of the cell [16]. The base design of  $(N_{FL}, N_{FD}) = (1,1)$  is beneficial to minimize cell area, although the cell stability is lowered. However, bias assist techniques such as wordline underdrive are helpful to achieve sufficiently stable operations even for this aggressive design. In this study, the NV-SRAM cell with the  $(N_{FL}, N_{FD}, N_{FP}, N_{FPS}) = (1,1,1,1)$  design is used, whereas any bias assist technique for the normal SRAM operations is not employed for simplicity. The cell area of the NV-SRAM cell increases because of the two PS-FinFETs. Nevertheless, the overhead would be minimized to




Fig. 2. Circuit configurations of our proposed NV-SRAM cell using PS-FinFETs. A p-channel FinFET power switch is used for the cell.

the same degree as that of dual port SRAM cells owing to the similarity in the cell configurations.

For the shutdown mode, virtual- $V_{DD}$  (virtual supply voltage) architecture using a header power switch that shuts off supply voltage to the cell is employed as shown in Fig. 2. In this paper, these cell and power switch configuration are used for both the NVPG and NOF architectures.

The circuit operation and energy performance of the cell using the two architectures were analyzed by HSPICE with a 20-nm-technology FinFET PTM [17] and an MTJ macromodel [7]. This macromodel can closely fit experimentally observed electrical characteristics of MTJs within an error of 1.5% [7]. The device and circuit parameters used in this study are shown in Table I, which were determined by reference to an optimized FinFET-based 6T-SRAM design [3,16] and recently reported characteristics of perpendicular CoFeB/MgO/CoFeB MTJs [18,19].

## III. CELL AND ARRAY ARCHITECTURES

The normal SRAM operation mode of the NV-SRAM cell can be performed by turning off the PS-FinFETs, and thus the normal SRAM operations can be achieved in the same manner as those of standard 6T-SRAM cells. The leakage current during the normal SRAM operation mode can be minimized by applying  $V_{CTRL}$ , as shown in Fig. 3(a). This  $V_{CTRL}$  control is also effective at reducing leakage currents during the sleep mode (low-voltage retention mode). In this study,  $V_{CTRL} = 0.07\text{V}$  and  $0.04\text{V}$  were used for the normal operation and sleep modes, respectively.

For the shutdown and wake-up modes, the cell executes the store and restore operations. The store operation is divided into two steps [9]. In the first step,  $V_{SR}$  is applied to activate the PS-FinFETs, and then H-level data on the storage node (Q or QB) is stored into the MTJ connected to the node (H-store operation) by current-induced magnetization switching (CIMS). In the second step,  $V_{CTRL}$  is applied with  $V_{SR}$  fixed, and then L-level data of the other storage node is stored in the other MTJ (L-store operation). After these store operations, the cell can be shut down without losing its data.

Figures 3(b) and (c) show store currents  $I_{MTJ}^{P \rightarrow AP}$  and  $I_{MTJ}^{AP \rightarrow P}$  for the H-store and L-store operations as a function of  $V_{SR}$  and  $V_{CTRL}$ , respectively. To ensure CIMS of the MTJs, the store currents need a sufficient margin. However, high store




Fig. 3. (a) Leakage current  $I_L^{\text{NV}}$  during the normal SRAM operation mode as a function of  $V_{\text{CTRL}}$ , in which the leakage current  $I_L^V$  for equivalent volatile FinFET-based 6T-SRAM cell are also shown. (b) Store current  $I_{\text{MTJ}}^{\text{P} \rightarrow \text{AP}}$  as a function of  $V_{\text{SR}}$ . (c)  $I_{\text{MTJ}}^{\text{AP} \rightarrow \text{P}}$  as a function of  $V_{\text{CTRL}}$  for optimized  $V_{\text{SR}}$ .

currents cause extra energy dissipation. Here, the store current of  $1.5 \times I_C$  with the store duration of 10 ns is used.  $V_{\text{SR}}$  and  $V_{\text{CTRL}}$  so as to assure a required current margin can be determined from Figs. 3(b) and (c), i.e.,  $V_{\text{SR}} = 0.65\text{V}$  and  $V_{\text{CTRL}} = 0.5\text{V}$  can be chosen to ensure the store currents of  $1.5 \times I_C$ .

When the cell wakes up from the shutdown mode, the PS-FinFETs are turned on by applying  $V_{\text{SR}}$  at the initial stage of the restore mode. The data stored in the MTJs are automatically restored to the storage nodes of the bistable circuit by pull-up of the virtual  $V_{\text{DD}}$  for the cell owing to the difference in current drivability of the PS-FinFETs [9].

Figure 4 shows virtual- $V_{\text{DD}}$  ( $VV_{\text{DD}}$ ) voltage as a function of the fin number ( $N_{\text{FSW}}$ ) of the FinFET power switch per cell for the normal SRAM operation and store operation modes.  $VV_{\text{DD}}$  during the store operation is degraded with decreasing  $N_{\text{FSW}}$ , which is caused by lowering the cell impedance owing to the electrical connection of the MTJs to the bistable circuit part.  $N_{\text{FSW}}$  can be determined so as to ensure the store operation to the MTJs. In this study, the fin number of 7 is used in order to minimize the influence of the power switch (in which  $VV_{\text{DD}}$  can retain 97% of  $V_{\text{DD}}$ ). This hypothetical power switch design is effective at extracting the nature of the NVPG and NOF architectures. In practical design, much smaller  $N_{\text{FSW}}$  is applicable, since a sufficient noise margin for the store operation can be obtained even for  $N_{\text{FSW}} = 1$  [3].

The power domains examined in this study consist of NV-SRAM cell arrays and have  $N$  word lines with  $M$ -bit word length. The supply voltage for the  $M$ -bit cells connected to a




Fig. 4. Virtual- $V_{\text{DD}}$  voltage as a function of the fin number ( $N_{\text{FSW}}$ ) of the FinFET power switch per cell during the normal operation and store operation modes.

common word line is simultaneously managed through the power switches. In practical cache applications, the entire NV-SRAM array consists of a number of power domains. However, it is not necessary to execute the store operation for the whole SRAM array. Only a part of data that is required for restart can be stored owing to spatial and temporal data locality. This data size could be several 10kByte (kB) or less. Therefore, the NVPG and NOF architectures can be evaluated using a single power domain with an appropriate array size. Note that the NV-SRAM array needs additional driver units for the SR and CTRL lines. The influence of these peripheral circuits on energy performance of the cell is excluded for the following analysis for simplicity.

In this study, to extract the nature of the NVPG and NOF architectures, simplified benchmark sequences are employed. Figures 5(a)-(c) show sequence diagrams of benchmark testing for the ordinary SRAM (OSR), NVPG, and NOF architectures. In these sequences,  $t_{\text{SL}}$  represents the duration of the sleep mode (low voltage retention mode) for the OSR and NVPG architectures, which is replaced by a duration  $t_{\text{SL}}$  of the short shutdown mode for the NOF architecture, and  $t_{\text{SD}}$  represents a duration of the long shutdown mode for the NVPG and NOF architectures, which is replaced by a duration  $t_{\text{SD}}$  of the long sleep mode for the OSR architecture. The benchmark sequence (Fig. 5(b)) for the NVPG architecture is done as follows: All the bit cells are read and written in series, then the array enters




Fig. 5. Sequence diagrams of benchmark testing for (a) OSR, (b) NVPG, and (c) NOF architectures.




Fig. 6. (a) Time variation of power consumption for the 6T-SRAM cell and the NV-SRAM cell with the NVPG and NOF architectures. (b) Magnified view of Fig. 6(a). (c) Static power of the 6T-SRAM and NV-SRAM cells. The bias control [9] and super cutoff techniques [20] ( $V_{PG} = 1.0\text{V}$ ) are applied to the NV-SRAM cell.

the short sleep mode. These processes repeat  $n_{RW}$  times. Subsequently, after the store operation to the MTJs, the array is shut down during  $t_{SD}$ . Finally, the array wakes up by the restore operation. For the OSR and NOF architectures, the procedure is modified as shown in Figs. 5(a) and (c). In general, the repetition of the read operation would be much higher than that of the write operation. Nevertheless, the same repetition number is mainly used for the read and write operations for simplicity. The effect of different repetitions is also discussed briefly.

#### IV. ENERGY PERFORMANCE AND BREAK-EVEN TIME

Figures 6(a)-(c) show time variation of power consumption per cell for the 6T-SRAM cell with the benchmark sequence (a) shown in Fig. 5 and for the NV-SRAM cell with the sequences (b) and (c) shown in Fig. 5, in which the duration required for the store operation to the MTJs in the NV-SRAM cell is set to 10 ns so as to ensure complete magnetization switching of the MTJs (It is well known that the store time cannot be easily reduced to suppress the error rate of CIMS to a sufficiently low value. At least, several ns is required and also a shorter store time needs a higher store current). The NV-SRAM cell with the NVPG architecture can have the same read/write speed as the 6T-SRAM cell, since the NV-SRAM cell does not use nonvolatile retention and the bistable circuit

part of the cell is electrically separated from the MTJs during the normal SRAM operation mode. Note that this separation is also effective at achieving large static noise margins in the normal SRAM operation mode [2,3]. On the other hand, the cell executing the NOF architecture suffers from the degradation of the read/write cycle speed owing to its every-cycle MTJ-store (write back) and cell-shutdown/wake-up.

Using the above-described leakage reduction technique ( $V_{CTRL}$  control) [2], the static power of the NV-SRAM cell is comparable to that of the 6T-SRAM cell during the normal operation and sleep ( $V_{DD} = 0.7\text{V}$ ) modes, as shown in Fig. 6(c). The static power of the NV-SRAM cell during the shutdown mode can be dramatically reduced by the super-cutoff technique [20], as shown in Fig. 6(c).

Figure 7(a) shows  $E_{cyc}$  as a function of  $n_{RW}$ , in which  $E_{cyc}$  is defined by the sum of energies for all the operation modes (i.e., read, write, sleep, store, shutdown and restore modes) per single cycle ( $n_{cyc}=1$ ) of the benchmark sequences. In this calculation,  $t_{SD}$  is set to zero (i.e., immediately after the store operation, the restore operation is executed for the NVPG architecture) and  $t_{SL}$  is varied. This condition is effective at evaluating the effect of the store and restore operations. When  $n_{RW}$  increases,  $E_{cyc}$  for the NVPG architecture approaches asymptotically to that for the OSR architecture, i.e., the effect of the store and restore operations on the energy consumption




Fig. 7. (a)  $E_{\text{cyc}}$  per cell as a function of  $n_{\text{RW}}$  for the OSR, NVPG, and NOF architectures with  $t_{\text{SD}} = 0$ , in which  $t_{\text{SL}}$  is varied from 0 to 1  $\mu\text{s}$ . (b)  $E_{\text{cyc}}$  per cell as a function of  $n_{\text{RW}}$  for  $M = 32$ , in which  $N$  is varied from 32 to 2048. (c)  $E_{\text{cyc}}$  per cell as a function of  $n_{\text{RW}}$ , in which  $t_{\text{SD}}$  is varied from 10  $\mu\text{s}$  to 10ms.

recedes with increasing  $n_{\text{RW}}$ . This clearly shows a remarkable advantage for the NVPG architecture. On the other hand,  $E_{\text{cyc}}$  for the NOF architecture monotonously increases with increasing  $n_{\text{RW}}$  and is much higher than that for the OSR architecture. Note that  $E_{\text{cyc}}$  of the NVPG architecture is almost the same as that of the NOF architecture under a condition of  $n_{\text{RW}} = 1$ , since the number of the store operation for these two architectures is the same for  $n_{\text{RW}} = 1$ . Also note that when a repetition ratio of the read operation to the write operation enlarges (10 times or more), these features remain unchanged.

Figure 7(b) shows  $E_{\text{cyc}}$  per cell as a function of  $n_{\text{RW}}$  with  $t_{\text{SD}} = 0$ s and  $t_{\text{SL}} = 100\text{ns}$ , in which  $M$  is fixed at 32 bit and  $N$  is varied from 32 to 2048, i.e., the size of the power domain is varied from 128B to 8kB (that would be a suitable power domain size for cache applications). The NVPG architecture retains the advantage of the  $n_{\text{RW}}$ -dependent energy reduction. Note that for very small  $n_{\text{RW}}$ ,  $E_{\text{cyc}}$  for the NVPG architecture with larger  $N$  ( $\geq 256$ ) is higher than that for the NOF architecture. When the domain size is large, the period required for the store mode of the NVPG architecture is prolonged. Therefore, the extra static power becomes prominent for the NVPG architecture with larger  $N$ . However, this unwanted effect is rapidly reduced with increasing  $n_{\text{RW}}$  to more than  $\sim 10$  that is much smaller than generally expected  $n_{\text{RW}}$  in practical applications.

Figure 7(c) shows the effect of  $t_{\text{SD}}$  on  $E_{\text{cyc}}$ . For the non-zero conditions of  $t_{\text{SD}}$ , the nonlinear  $n_{\text{RW}}$ -dependence appears for all the architectures.  $E_{\text{cyc}}$  increases with increasing  $t_{\text{SD}}$  owing to the leakage currents during the shutdown mode for the NVPG and NOF architectures and during the standby (sleep) mode for the OSR architecture. However, the increasing tendencies depend on the type of architecture. When  $t_{\text{SD}} \geq$  several 10  $\mu\text{s}$ ,  $E_{\text{cyc}}$  for the NVPG architecture is lower than that for the OSR architecture in the whole  $n_{\text{RW}}$  range, implying that the cell has a BET of several 10  $\mu\text{s}$  (Note that BET is defined by a shutdown period when the extra energy required for NVPG execution is equal to the static energy saved (not wasted) during the shutdown period, i.e., BET gives a minimum shutdown period [5,6]). On the other hand, although  $E_{\text{cyc}}$  for the NOF architecture can also become lower than that for the OSR architecture, this condition strongly depends on  $n_{\text{RW}}$ , as shown in Fig. 7(c). To clarify these situations,  $E_{\text{cyc}}$  is plotted as a function of  $t_{\text{SD}}$  (Figs. 8(a) and (b)). The intersection of the  $E_{\text{cyc}}$  curves of the NVPG (NOF) and OSR architectures represents the BET of the NVPG (NOF) architecture. The NVPG

architecture has a sufficiently short BET ( $\sim$  several 10  $\mu\text{s}$ ). On the other hand,  $E_{\text{cyc}}$  for the NOF architecture requires much longer BET, i.e., the energy efficiency of the NOF architecture is low compared to the NVPG architecture. Note that although various types of NV-SRAM cells using MTJs have been proposed, it would be difficult for the NOF architecture to derive advantages of static energy reduction owing to the store operation to the MTJs during the normal operation mode.

Topmost curves in Fig. 9(a) shows BET as a function of  $N$  for the NVPG architecture, in which  $n_{\text{RW}}$  is varied from 10 to 1000. BET depends on  $N$  and  $n_{\text{RW}}$ , and short or moderate BET values can be achieved for array sizes ( $N \times M$ ) of  $\sim 10\text{kB}$ . When  $n_{\text{RW}}$  or  $N$  is large, the duration of the normal SRAM operation is prolonged. In the case of a long duration of the normal




Fig. 8. (a)  $E_{\text{cyc}}$  as a function of  $t_{\text{SD}}$  for the OSR, NVPG, and NOF architectures. (b) Normalized  $E_{\text{cyc}}$  as a function of  $t_{\text{SD}}$  for  $n_{\text{RW}} = 10, 100$ , and 1000, in which  $E_{\text{cyc}}$  for the NVPG and NOF architectures are normalized by that for the OSR architecture.




Fig. 9. (a) BET as a function of  $N$  without/with store-free shutdown, in which  $n_{RW}$  is varied. (b) BET as a function of  $N$ , in which the read/write speed and  $J_C$  are varied.

SRAM operation mode, BET is determined by the leakage current of the cell and is proportional to the duration [5,6]. Therefore, BET increases with increasing  $N$  or  $n_{RW}$ .

There frequently exists the situation that data already-stored in the MTJs of the NV-SRAM cells before the store operation are required after the next wake-up. In this situation, the store operation can be skipped for the shutdown mode, and thus the store energy can be dramatically reduced. This “store-free shutdown” operation [8] can dramatically reduce BET to several  $\mu$ s as shown by middle and bottom curves in Fig. 9(a). Note that the store-free shutdown is also effective for the NOF architecture. However, the NOF architecture is difficult to reduce the BET to the same level as that of the NVPG architecture. It is worthy to note that in the above described analyses the relatively low read/write speed for the normal operation mode and high  $J_C$  of the MTJs are used (see Table I). When the read/write speed and  $J_C$  are set to 1 GHz and  $1 \times 10^6$  A/cm<sup>2</sup>, respectively, a much shorter BET and a larger domain size can be available even without the store-free shutdown, as shown in Fig. 9(b). Therefore, the NVPG architecture would be effective at achieving fine-grained power management of logic systems in which lower and higher level caches are organized with the NV-SRAM array and the nonvolatile retention is performed for a part (power domain) of each level cache [5].

## V. SUMMARY

Two types of PG architectures (NVPG and NOF) employing nonvolatile state/data retention for the NV-SRAM cell using PS-FinFETs were systematically analyzed using HSPICE with an accurate MTJ macromodel. The comparative

study of energy performance and BET revealed that the NVPG architecture was able to achieve effective reduction of the static energy dissipation without degradation of the circuit performance. This is due to the electrical separation of the normal operation mode and the nonvolatile retention mode. This important feature originates from the NV-SRAM cell structure using PS-FinFETs.

## REFERENCES

- [1] S. Mutoh *et al.*, “1-V Power supply High-speed Digital Circuit Technology with Multithreshold-Voltage CMOS”, IEEE J. Solid-State Circuits, vol. 30, pp. 847-854, 1995.
- [2] Y. Shuto *et al.*, “Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices”, 2012 IEEE International Electron Devices Meeting, December 10-12, 2012, San Francisco, CA, USA, paper 29.6.
- [3] Y. Shuto, S. Yamamoto, and S. Sugahara, “0.5V operation and performance of nonvolatile SRAM cell based on pseudo-spin-FinFET architecture”, 2014 International Conference on Simulation of Semiconductor Processes and Devices, September 9-11, 2014, Yokohama, Japan.
- [4] S. Sugahara, and J. Nitta, “Spin-Transistor Electronics: An Overview and Outlook”, Proceedings of the IEEE, vol. 98, pp. 2124-2154, 2010.
- [5] S. Yamamoto, Y. Shuto, and S. Sugahara, “Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logic”, Eur. Phys. J. Appl. Phys., vol. 63, pp. 14403/1-9, 2013.
- [6] S. Yamamoto, Y. Shuto, and S. Sugahara, “Nonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systems”, IET Electronics Letters, vol. 47, pp. 1027-1029, Sept. 2011.
- [7] S. Yamamoto, and S. Sugahara, “Nonvolatile Static Random Access Memory (NV-SRAM) Using Magnetic Tunnel Junctions with Current-Induced Magnetization Switching Architecture”, Jpn. J. Appl. Phys., vol. 48, pp. 043001/1-7, 2009.
- [8] Y. Shuto, S. Yamamoto, and S. Sugahara, “Evaluation and control of break-even time of nonvolatile SRAM based on spin-transistor architecture with spin-transfer-torque MTJs”, Jpn. J. Appl. Phys., vol. 51, pp. 040212/1-3, 2012.
- [9] Y. Shuto, S. Yamamoto, and S. Sugahara, “Nonvolatile Static Random Access memory based on spin-transistor architecture”, J. Appl. Phys., vol. 105, pp. 07C933/1-3, 2009.
- [10] T. Ohsawa *et al.*, “A 1Mb nonvolatile embedded memory using 4T2MTJ cell with 32b fine-grained power gating scheme”, IEEE Journal of Solid-State Circuits, vol. 48, pp. 1511-1520, 2013.
- [11] H. Yoda *et al.*, “Progress of STT-MRAM Technology and the Effect on Normally-off Computing System”, 2012 IEEE International Electron Devices Meeting, December 10-12, 2012, San Francisco, CA, USA, paper 11.3.
- [12] K. Abe *et al.*, “Hierarchical Nonvolatile Memory with Perpendicular Magnetic Tunnel Junctions for Normally-Off Computing”, 2010 International Conference on Solid State Devices and Materials, Sept. 22-24, 2010, Tokyo, Japan, paper F-9-3.
- [13] D. Chabi *et al.*, “Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms”, IEEE Trans. Circ. Syst., vol. 61, pp: 1755-1765, 2014.
- [14] B. Jovanović *et al.*, “A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design”, J. Appl. Phys., vol. 115, pp: 134316/1-9, 2014.
- [15] K. Lee *et al.*, “Unified Embedded Non-Volatile Memory for Emerging Mobile Markets”, 2014 International Symposium on Low Power Electronics and Design, August 11-13, 2014, La Jolla, CA, USA, pp. 131-136.
- [16] E. Karl *et al.*, “A 4.6 GHz 162 Mb SRAM Design in 22 nm Tri-Gate CMOS Technology With Integrated Read and Write Assist Circuitry”, IEEE J. Solid-State Circuits, vol. 48, pp: 150-158, 2013.
- [17] Predictive Technology Model (PTM), <http://ptm.asu.edu/>.
- [18] J.H. Park *et al.*, “Enhancement of data retention and write current scaling for sub-20nm STT-MRAM by utilizing dual interfaces for perpendicular magnetic anisotropy”, 2012 Symposium on VLSI Technology, June 12-15, 2012, Honolulu, HI, USA, paper 7.1.
- [19] M. Gajek *et al.*, “Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy”, Appl. Phys. Lett., vol. 100, pp: 132408/1-3, 2012.
- [20] H. Kawaguchi, K. Nose, and T. Sakurai, “A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current”, 1998 IEEE International Solid-State Circuits Conference, paper FP 12.4.