Abstract—MIMO systems (with multiple transmit and receive antennas) are becoming increasingly popular, and many next-generation systems such as WiMAX, 3-GPP LTE and IEEE802.11n wireless LANs rely on the increased throughput of MIMO systems with up to four antennas at receiver and transmitter. High throughput implementation of the detection unit for MIMO systems is a significant challenge especially for higher order modulation schemes. To achieve superior Bit Error Rate(BER) or Frame Error Rate (FER) performance, the detector has to provide soft values to advanced Forward Error Correction (FEC) schemes like Turbo Codes. This paper presents a systolic soft detector architecture for high dimensional (eg. 4x4, 64-QAM) MIMO systems. A Single detector core achieves throughput of 215Mbps and power consumption of 23.6mW, while using only 33.1K gate equivalent (for $I^2$ norm). Impressive SNR gains of almost 2dB are observed with respect to the hard detection counterpart over a block fading channel (at an FER of 1%). Additionally, the architecture can be stacked to give linear increase in throughput with linear increase in hardware resources.

I. INTRODUCTION

The scarcity of available radio frequency spectrum combined with the increasing need for higher data rates has led to the use of multiple input-multiple output (MIMO) wireless systems, which offers higher throughput without any overhead in terms of bandwidth or transmitter power as compared to single input single output (SISO) wireless system. Future generation wireless standards such as IEEE802.11n, 3-GPP LTE, Wi-Max etc. all have MIMO as a key enabling technology.

Designing an efficient hardware for soft detection of high-dimensional MIMO systems such as 4x4-64-QAM is hard challenge. A soft detector not only computes binary (or hard) estimates of the transmitted bits, but also provides “reliability” (or soft decisions) of the binary estimates. The soft decisions from the detector is then fed to FEC schemes such as turbo-decoder or a Viterbi decoder. In all the cases soft values based FEC decoding provides much better BER performance than its hard counterpart[12]. In the past, very few authors have addressed the issues of implementing a soft detector for highly complex systems such as 4x4 with 64-QAM MIMO systems, some of the notable ones are [6,7]. However, none of the design are able to meet the exacting requirements on throughput that future standards place.

The choice of algorithm and architecture has a significant bearing on the final hardware complexity and reconfigurability. Apart from the BER/FER performance, we focus on architectural issues like pipelining, and parallelism. The detection algorithms can be broadly classified into linear, and non-linear. Linear algorithms like zero-forcing(ZF) [11], or Minimum Mean Squared Error(MMSE)[11] are low complexity but incur high penalty in BER/FER performance. Non-linear detectors like Successive Interference Cancellation(SIC)[11] are low complexity too, but provide only modest gain over their linear counterparts. Moreover, neither ZF nor SIC based receivers do well in a wireless channel with limited diversity[11]. Authors in [11,14] provide excellent comparative study of various detectors in different channel conditions. In such channel conditions, it is clear that more sophisticated algorithms(tree search based) need to be considered for practical systems due their superior BER/FER performance.

To get close to the optimum BER/FER performance researchers have proposed many algorithms, that do non-exhaustive tree search, such as List Sphere Decoder (LSD)[12], however, its complexity is still too large for higher order MIMO systems, and is very hard to map onto a parallel, pipelined architecture. Furthermore, LSD converges in a random fashion making it difficult to incorporate in a practical system. On the other hand, algorithms based on Breadth First Search(BFS) such as K-best, provides constant throughput but involves sorting operation which is very expensive. As in the case of LSD, higher order modulation schemes like 64-QAM only makes matter worse. One of the reported implementation of a soft MIMO detector that supports 64-QAM is presented in [13]. Recently [14] presented an algorithm that takes BFS based approach to the problem, this algorithm is called Layered Orthogonal Lattice Detector(LORD). It can be implemented in a highly parallel and pipelined manner, and has a fixed throughput. However, it involves multiple QR decomposition operations which are not only expensive but also require large memory to store the decomposed matrices. Multiple QR decompositions also adversely impact the “latency” of the detection process, which is a very important design parameter.

Contributions: Using Algorithm/Architecture co-design approach a novel soft detection algorithm and a very high speed systolic architecture is developed for 4x4 64-QAM MIMO systems. The detector has fixed throughput(215Mbps) and achieves almost 2dB SNR gain w.r.t the hard decoded counterpart on a block fading channel. Additionally, clock gating has been successfully incorporated to make it energy efficient. Higher throughput can be simply achieved by instantiating multiple cores and have them process OFDM tones concurrently. The architecture achieves very high resource usage.

The paper is organized as follows: Section II describes the basics of the channel model and the sphere detection algorithm. Section III describes the proposed scheme and its architecture in detail. In Section IV we discuss the results. Section V concludes the paper.
II. MIMO DETECTION

A. Channel Model and Optimal Hard MIMO detection

A generalized MIMO system with $M_T$ transmit and $M_R$ receive antennas can be expressed in terms of matrices as shown in eqn.1[1].

$$y = Hs + n$$  \hspace{1cm} (1)

where $y$ received vector, $s$ transmitted vector (will be referred to as a MIMO symbol in the sequel), $n$ is $M_R \times 1$ zero mean complex Gaussian noise vector, and $H$ is a $M_R \times M_T$-dimensional complex matrix. Each element in $s$ can take $n$ values. In this paper we will assume $M_T = M_R = 4$, unless specified otherwise.

The objective of the MIMO detector is to estimate $\hat{s}$ of $s$ based on the observation of $y$ along with the knowledge of $H$. It has been shown that the optimal or the Maximum Likelihood (ml) estimate $\hat{s}_{ml}$ of $s$ is given by eqn.2 [12]:

$$\hat{s}_{ml} = \arg\min_{s \in s^{(M)}} \|y - Hs\|^2$$  \hspace{1cm} (2)

Furthermore, $H$ can be triangularized using QR decomposition: $H = QR$, where, $R$ is an upper triangular matrix, and $Q^H$ is the Hermitian of a unitary matrix $Q$. Hence, the cost function given by (2) can now be rewritten as [5],

$$\hat{s} = |y - Hs|^2 = |\hat{y} - Rs|^2, \text{and } \hat{y} = Q^Hy$$  \hspace{1cm} (3)

Eqn.(3) can be further expanded as shown in eqn.(4)-(6).

$$d_i(s^{(i)}) = d_{i+1}(s^{(i+1)}) + |e_i(s^{(i)})|^2$$  \hspace{1cm} (4)

$$|e_i(s^{(i)})|^2 = |c_{i+1}(s^{(i+1)})|^2 - R_{ii} |s_i|^2$$  \hspace{1cm} (5)

$$c_{i+1}(s^{(i+1)}) - \hat{y}_i = \sum_{j=i+1}^{M_T} R_{ij} |s_j|^2$$  \hspace{1cm} (6)

The quantity $|e_i(s^{(i)})|^2$ will be called the Incremental Euclidean Distance (IED), and the term $d_i(s^{(i)})$ will be called Partial Euclidean Distance (PED) for $i > 1$, and Euclidean Distance (ED) for $i = 1$. The fact that $R$ is upper-triangular ensures that each term on LHS of eqns.(4)-(6) depends only on the current level $i$, and the history of the path to reach that level(note that in eqn.(6), the index $j$ runs from $i+1$ to $M_T$). Because the PED's depend only on $s^{(i+1)}$, they can be associated with corresponding nodes in a $\eta$-ary tree with $M_T$ levels. The computation of the terms $d_i(s^{(i)})$ can then be interpreted as a traversal of the tree from the root($i=M_T$) to the leaf ($i=1$)corresponding to $s$. The estimate can now be obtained by searching the leaf with the smallest ED and returning the path from the top level to that leaf as $\hat{s}_{ml}$. The complexity of this tree search can be greatly reduced by noting that IEDs are always positive, and hence if the PED of a node exceeds a predefined threshold (called radius) the subtree rooted at that node can be excluded from further search. This approach is commonly known as sphere decoding.

B. Soft MIMO Detection

The objective of a soft MIMO detector is to output the reliability associated with each hard output bit. This reliability is expressed in terms of the Log-Likelihood Ratio (LLR) of each bit, and is defined as $L(x_{i,j}) = \ln \frac{P(x_{i,j}=1|y)}{P(x_{i,j}=0|y)}$, where $x_{i,j}$ is $j^{th}$ bit in label of the $i^{th}$ constituent QAM symbol. This can be approximated [12] as:

$$L(x_{i,j}) \approx \min_{s \in X_{i,j}^{(0)}} \{\Gamma(s,y)\} - \min_{s \in X_{i,j}^{(1)}} \{\Gamma(s,y)\}$$  \hspace{1cm} (7)

where $\Gamma(s,y)=||y - Hs||^2$, $X_{i,j}^{(0)}$ and $X_{i,j}^{(1)}$ are sets of vector symbols, with $j^{th}$ bit in the label of $i^{th}$ constituent QAM symbol, as 0 and 1 respectively.

In eqn.7 there are two minimization problems (eqn.2 has only one), i.e for each bit $x_{i,j}$ it requires identification of the most likely transmit sequence where $x_{i,j} = 0$ and the most likely one where $x_{i,j} = 1$(first and second term in eqn.7 respectively) along with their respective metrics. The difference between these two metrics gives us the LLR value of $x_{i,j}$(one of the two minima in eqn. 7 is always given by the metric associated with the ml bit sequence).

Hence, if we let $d_{i,j}^{ml} = ||y - Hs_{ml}||^2$(since $d_{i,j}^{ml}$ is independent of $j$, these subscripts will be dropped in future) , and the other minimum in eqn.7 be $d_{i,j}^{ml}$, where the counter-hypothesis $x_{i,j}^{ml}$ is the complement of the $j^{th}$ bit in the label of $i^{th}$ QAM symbol in $s_{ml}$, then eqn.7 can be rewritten as:$L(x_{i,j}) \approx \frac{d_{i,j}^{ml}}{d_{i,j}^{ml}}$, if $x_{i,j}^{ml}=1$ and $L(x_{i,j}) \approx d_{i,j}^{ml} - d_{i,j}^{ml}$, if $x_{i,j}^{ml}=0$. Thus, to compute the LLRs the detector has to compute $s_{ml}$, $d_{i,j}^{ml}$, and $d_{i,j}^{ml}$ for i=1,2,...$M_T$ and j=1,2,...$\log_2 \eta$. (For 4x4 64-QAM system $M_T=4$, and $\eta=64$).

III. PROPOSED SOFT DETECTION ALGORITHM AND ARCHITECTURE

Intuitively, the FER/BER performance of the soft MIMO detector will depend on the signs and magnitudes of the LLRs being fed to the FEC decoder. From the earlier discussion it is clear that sign of the LLRs crucially depend on the effectiveness of the detector to get to $s_{ml}$. Fixed Sphere Decoder(FSD)[3] was proposed as an efficient alternative for providing quasi ml hard decoding performance, hence it is a suitable candidate for computing $s_{ml}$ and $d_{i,j}^{ml}$.

In FSD all children of the root node are processed, thereon, only their best child are extended. The hard decoded MIMO symbol is the path from root to leaf node that has the minimum ED(ml path). Fig.1a shows the reduced tree structure for the hard decoding based on FSD algorithm. To compute the soft values of the associated bits we propose to use not only the ml path, but also the “surrounding” paths. As noted earlier that for every bit, one term eqn.7 is always associated with the ml path. To compute the other term we search for the paths with opposite bit and pick the one with least ED. If a path with a valid counter hypothesis is not found we simply assign the corresponding LLR, a clipping value with appropriate sign. Clipping is also applied to limit the maximum magnitude of the LLR.

A. High Level Architecture and Data Flow

Fig.1b shows the high level architecture of the proposed decoder. It consists of an one dimensional systolic array of Metric Computation Units (MCUs). A MCU evaluates eqns.(4)-(6) for a particular $i$. These units feed the Metric Management Unit(MMU),
and the LLR Computation Unit (LCU). We will provide details on these units in subsequent subsections.

Fig. 1c shows the process flow of the detection process (assuming one MCU takes one cycle to process), it shows the sequence in which the nodes in the tree are processed. $MCU_4$ is being utilized for cycles from 1 to 64, $MCU_3$ from 2 to 65, and so on. Note that even though it takes 67 cycles to process one MIMO symbol, a new MIMO symbol can be fed into the pipeline after (at $MCU_4$), and hence it effectively takes 64 cycles to process one MIMO symbol.

Thus, the throughput of the architecture is given by: $\theta = \frac{24}{64}freq$, where $freq$ is the operational frequency of the architecture (each QAM symbol constructed using 6 bits, and since there are 4 such QAM symbols, total bits in a MIMO symbol is 24).

B. MCU architecture

The MCU computes eqns. (6)-(4) in that order. Fig. 2 shows the detailed structure of an MCU at level 1. The MCU in turn is composed of 1) Product Computers (PCs) 2) Adders 3) a Slicer 4) a Norm Computer (NC).

**Product Computer**: This unit computes the product of $R_{ii}$ and $s_i$ as required in eqn.5 and eqn.6. This "product" can be implemented simply by shift and add operation, because the QAM constellation points only take on a finite number of integer values (e.g. in 64-QAM scheme the real and imaginary part of $s_i \epsilon \{-7, -5, -3, -1, 1, 3, 5, 7\}$).

**Slicer**: This unit picks the "best" child (nodes with least $|e_i|^2$) of a parent node. From eqn.5 it can be seen that, in order to minimize $|e_i|^2$, we need to compute $s_i$ such that the distance between $c_{i+1}$ and $R_{ii}s_i$ is minimized. The slicer block picks the nearest scaled QAM symbol ($R_{ii}s_i$) to $c_{i+1}$. This operation involves independently comparing real and imaginary parts of $c_{i+1}$ with appropriate decision thresholds and picking the closest points on each axis. The best child of a parent, which is a complex number, can be constructed using the results of the independent comparisons on real and imaginary axis.

**Norm Computer**: This unit computes the Euclidean norm or $l^2$ norm using eqn.5.

C. Metric Management Unit

The MMU keeps track of the appropriate terms required to compute the LLR values using eqn.7. It operates concurrently on the data stored in memory locations $a_{i,j}$, $b_{i,j}$, $c_{i,j}$ and $d_{a}$, $d_{b}$. Where, $a_{i,j}$ is the $(i,j)^{th}$ bit of the current $ml$ hypothesis, and $d_{a}$ is the metric associated with it. Similarly, $b_{i,j}$ is the $(i,j)^{th}$ bit of the incoming vector symbol, and $d_{b}$ is the metric associated with it. Finally, $c_{i,j}=d_{i,j}$ is the ED of the current best counter-hypothesis of $a_{i,j}$. If $d_{a} > d_{b}$, it means the incoming vector is the new $ml$ hypothesis. Hence, for all $i,j$, $d_a$ will become new $c_{i,j}$, if $a_{i,j}$ and $b_{i,j}$ are complements of each other. This would be followed by assignments $a_{i,j}=b_{i,j}$, and $d_{a}=d_{b}$. If $d_{a} < d_{b}$, it means the incoming vector cannot be a new $ml$ hypothesis. It may however, still effect the EDs of counter-hypothesis. Hence, for all $i,j$, such that $a_{i,j}$ and $b_{i,j}$ are complements of each other it needs to assign $c_{i,j}=d_{b}$, if $d_{b} < c_{i,j}$.

D. Node Pruning to Lower the Energy Consumption

As mentioned in section II.A, sphere decoder reduces the search complexity by updating the radius value whenever a leaf node is reached. We apply same concept to our detector, except that we use $(d_{a} + \text{clip})$ as radius. This way we can preclude (via clock gating) some MCUs from carrying out computations, thereby reducing energy consumption. Pruning is usually most aggressive when the top level nodes in the FSD tree are processed in increasing order of their PEDs. One way to do this efficiently, is by enumerating them as described in [5] or in [4]. However,
approaches in [4-5] are not conducive for pipelining because of the inherent loop that occur in the hardware realization of the procedure. Hence, we propose a suboptimal approach to carry out enumeration. Finding the exact enumeration on real(or imaginary) axis can be implemented using counters generating a zig-zag pattern. In our approach, we first find the zig-zag enumeration pattern the symbols on real axis and imaginary axis(similar to Schnorr-Euchner enumeration). We then fix the real part constant while we pick imaginary part per the enumeration pattern until the column corresponding to the real part is exhausted. We then fix the next real part in the pattern and keep it constant while we traverse its column. We do this until all the 64 points are visited.

In hardware, node pruning can be achieved by clock gating as shown in Fig.4. $d_a$ from MMU is the current best metric, which is added to clip to get the radius. to distinguish between current vector symbol and the next one we use “ns” bit to drive the value of radius to a very large value(‘111’), this is preclude the radius of older vector symbol to interfere. Each combinational “cloud” consists of $MCU_i$ and a comparator to check for radius violations (RVs). RVs are basically the clock gating signals that propagate along the pipeline as shown. Note that, by introducing clock gating we have introduced a loop in the MCU array. However, this loop can be run at a high speed since it has a two operand (7 and 3 bits each) adder and a 2-to-1 MUX (this delay comes to about 0.8ns based on our synthesis results).

IV. RESULTS AND DISCUSSION

We evaluated the algorithm on a block fading channel of 120 information bits encoded by a rate 1/2 convolutional encoder with generator polynomial of [7,5]. Hence 240 coded bits were transmitted over which the fading matrix $\mathbf{H}$ was constant. During the next block $\mathbf{H}$ was generated independently. We counted 100 frame errors to get an estimate of FER.

![FER Performance of Proposed Scheme](image)

The FER plot for the proposed detector is shown in fig.5. We see that at FER of 1% the proposed detector gains almost 2dB wrt to the optimal hard detector(for clip=3). It also outperforms LORD(an implementation friendly algorithm [14]) by about 1.6dB. Use of $l_1$ norm causes the FER to degrade by about 0.4dB.

We can introduce pipelines to achieve high clocking frequency. Let $p_i$ denote the number of pipelines in level $i$. For $l_2$ norm we chose $p_i=9,9,8,4$ for $i=1,2,3,4$. We chose eleven bit fixed point quantization(internal precision was maintained) for negligible FER degradation. The RTL coding was done using Verilog HDL. Nangate 45nm CMOS standard cell library was used for the design flow. Synopsys Design Compiler was used to synthesize the gate level net-list and to get power, area, and delay estimates. Throughput and synthesis result are summarized in Table.I.

<table>
<thead>
<tr>
<th>TABLE I: SYNTHESIS RESULTS AND COMPARISONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>Gate Equivalent</td>
</tr>
<tr>
<td>Power Consumption at 20dB(mW)</td>
</tr>
<tr>
<td>Energy per Bit at 20dB(nJ)</td>
</tr>
<tr>
<td>Frequency(MHz)</td>
</tr>
<tr>
<td>Throughput(Mbps)</td>
</tr>
<tr>
<td>SNR Gain wrt to hard detection</td>
</tr>
<tr>
<td>Tech. Library</td>
</tr>
</tbody>
</table>

V. CONCLUSION

A novel high speed systolic MIMO detector architecture and its ASIC implementation estimate is presented in this paper. By using multiple detectors operating concurrently the throughput scales linearly with linear increase in hardware. This detector is highly suitable for MIMO-OFDM systems which require very high throughputs.

REFERENCES


