

Technical Program Chairs



SYSTEM DESIGN METHODS
Rajesh Gupta
UC Irvine, US



SYSTEM DESIGN METHODS
Luciano Lavagno
Politecnico di Torino, IT



ANALOGUE & MIXED A/D SYSTEMS
Andreas Kaiser
ISEN, FR



ANALOGUE & MIXED A/D SYSTEMS
Piet Wambacq
IMEC, BE



DESIGN OF LOW POWER SYSTEMS
Wolfgang Nebel
Oldenburg U & OFFIS, DE



DESIGN OF LOW POWER SYSTEMS
Enrico Macii
Politecnico di Torino, IT



PLATFORM DESIGN
Wayne Wolf
Princeton U, US



PLATFORM DESIGN
Natividad Martinez Madrid
FZI, DE



RECONFIGURABLE COMPUTING
Rudy Lawwereins
IMEC, Leuven, BE



RECONFIGURABLE COMPUTING
Udo Keschull
Leipzig U, DE



SYNCHRONIZATION METHODS
Jordi Cortadella
UP Catalunya, ES



SYNCHRONIZATION METHODS
Mike Kishinevsky
Intel, US



SYSTEM LEVEL SPECIFICATION
Werner Grass
Passau U, DE



SYSTEM LEVEL SPECIFICATION
Vassilios Gerousis
Infineon, DE



REAL-TIME EMBEDDED
SYSTEMS
Joseph Sifakis
VERIMAG, Grenoble, FR



REAL-TIME EMBEDDED
SYSTEMS
Edward Lee
UC Berkeley, US



SIMULATION AND
EMULATION
Peter Schwarz
FhG, Dresden DE



SIMULATION AND
EMULATION
Bashir Al-Hashimi
Southampton U, UK



HW/SW CODESIGN
Ahmed Jerraya
TIMA, Grenoble, FR



HW/SW CODESIGN
Juan Carlos López
Castilla La Mancha U, ES



ARCHITECTURAL
SYNTHESIS
Roman Hermida
Madrid Complutense U, ES



ARCHITECTURAL
SYNTHESIS
Nikil Dutt
UC Irvine, US



LOGIC & FSM SYNTHESIS
Arlindo M. Oliveira
IST-INESC, PT



LOGIC & FSM SYNTHESIS
Wolfgang Kunz
Kaiserslautern U, DE



PHYSICAL DESIGN &
VERIFICATION
Erich Barke
Hannover U, DE



PHYSICAL DESIGN &
VERIFICATION
Ralph Otten
TU Eindhoven, NL



INTERCONNECT & MIXED
SIGNAL
Helmut Graeb
TU Munich, DE



INTERCONNECT & MIXED
SIGNAL
Luis Miguel Silveira
IST/INESC ID, Lisbon, PT



Etienne Sicard
INSA/DGEI, Toulouse, FR



EMC
Guy Vandebosch
KU Leuven, BE



FORMAL VERIFICATION
Thomas Kropf
Bosch, Reutlingen, DE



FORMAL VERIFICATION
Carl Pixley
Synopsis, Portland, US



SYMBOLIC TECHNIQUES
Agnieszka Konczykowska
Alcatel R&I, Marcoussis, FR



SYMBOLIC TECHNIQUES
Francisco Fernandez
CNM, Seville, ES



COLLABORATIVE DESIGN
Franz Rammig
Paderborn U, DE



COLLABORATIVE
DESIGN
Adam Pawlak
ITE, Warsaw, PL



DEFECT ORIENTED TEST
Michel Renovell
LIRMM, Montpellier, FR



DEFECT ORIENTED TEST
Jose Pineda de Gyvez
Phillips, NL




ANALOGUE & MIXED
SIGNAL TEST
Jose Luis Huertas
CNM-IMSE, Seville, ES




ANALOGUE & MIXED
SIGNAL TEST
Bozena Kaminska
Fluence Technology, US



TEST GENERATION
Joao Paolo Teixeira
Lisboa U, PT



TEST GENERATION
Christian Landrault
LIRMM, FR



BIST & DFT
Paolo Prinetto
Politecnico di Torino, IT




BIST& DFT
Alex Orailoglu
UC San Diego, USA



TEST PARTITIONING & SoC
TEST
Yervant Zorian
Logic Vision, US



TEST PARTITIONING &
SoC TEST
Dimitris Gizopoulos
Piraeus U, GR



FIELD & ON-LINE TESTING
Michael Nicolaidis
IRoC Technologies, FR



FIELD & ON-LINE
TESTING
Dhiraj Pradhan
Bristol U, UK