DATE 2001 Session Index
Plenary -- Keynote Session
1A:
Complementary Approaches to Designing Correct Circuits
1B:
New Design Methods with SystemC
1C:
Embedded Tutorial: TRP: Integrating Embedded Test and ATE
1E:
Embedded Tutorial: Current Trends in the Design of
Automotive Electronic Systems
2A:
Platforms and IP-Based Design
2B:
Approaching Semantics of Design Languages
2C:
BIST and Diagnosis
2E:
Hot Topic : EUCAR Session
3A:
SAT Based Verification Techniques
3B:
Panel Session : C/C ++ : Progress or Deadlock in SLD Specification?
3C:
Advances in SoC Testing
3E:
Panel Session: Data Management: Limiter or Accelerator for Electronic
Design Creativity?
4A:
Analysis of Communication Systems
4B:
Design of Low Power Systems I
4C:
Test Generation and Evaluation
4E:
Panel Session: The Programmable Platform: Does One Size Fit All?
4F:
Planning Support
5A:
Low-Power Channel Decoding and VLIW Architectures
5B:
Design of Low-Power Systems II
5C:
On-Line Testing Techniques
5E:
Design Methodology for PicoRadio Networks
5F:
EMC on Chip and High Density Package Level
6A:
Design Methods for Analog and Mixed Signal Circuits
6B:
Issues in Synthesis and Power Optimization
6C:
High Level Validation
6E:
Hot Topic: Network Processors: A Perspective on Market Requirements,
Processor Architectures and Embedded S/W Tools
6F:
Interconnect Extraction and Modelling
7A:
Timing and Parallel Simulation
7B:
Embedded Tutorial: Low-Power Issues for SOCs
7C:
Defect Oriented Testing
7E:
Embedded Tutorial: CAD for RF Integrated Circuits and Systems
7F:
Routing Enhancements
8A:
Layout Generation
8B:
Modelling and Performance Analysis of Embedded Systems
8C:
Analog and Mixed Signal Testing
8E:
Panel Session: Managing the SoC Design Challenge with 'Soft' Hardware
8F:
Hardware-Software Architectures and Synthesis
9A:
Reconfigurable Computing I
9B:
Embedded Software
9C:
Panel Session: Design Challenges and Emerging EDA Solutions in
Mixed-Signal IC Design
9E:
Hot Topic : Game Processors
9F:
Decision Diagrams
9L:
Friday Keynote Session: Electronic System Design Methodology:
Europe's Positioning
10A:
Reconfigurable Computing II
10B:
Co-Simulation and System Verification Techniques
10C:
Embedded Tutorial: Analog Methods and Tools for SoC Integration
10E:
Panel Session: Standard Bus vs. Bus Wrapper:
What is the Best Solution for Future SoC Integration?
10F:
Architectural Level Synthesis
Poster Session
|