


ADVANCE PROGRAMME

www.date-conference.com

follow us on



DATE ¹⁷

Design,
Automation
and Test
in Europe

20th
EDITION

March 27 – 31, 2017, Lausanne, Switzerland

DATE 2017 SPONSORS



European Design and
Automation Association



Electronic System
Design Alliance



IEEE Council on Electronic
Design Automation



European Electronic Chips
& Systems design Initiative



ACM Special Interest Group
on Design Automation



Russian Academy
of Sciences

TECHNICAL CO-SPONSORS

- IEEE Computer Society test technology technical Council (tttC)
- IEEE Solid-State Circuits Society (IEEE SSCS)
- International Federation for Information Processing (IFIP)

EVENT SPONSORS



CORPORATE SPONSORS



Media Partners	002
Welcome	004
General Information	011
KEYNOTE SPEAKERS	
Arvind Krishna, IBM Research, US	006
Doug Burger, Microsoft Research, US	007
Giovanni De Micheli, EPFL, CH	008
Keith Willett, Merck Serono, CH	009
Sani R. Nassif, Radyalis LLC, US	010
EXECUTIVE AND IT&A SESSIONS	015
Giovanni De Micheli, EPFL, CH	
Marco Casale-Rossi, Synopsys, IT	
DESIGNING ELECTRONICS FOR THE INTERNET OF THINGS ERA	016
Marilyn Wolf, Georgia Tech, US	
Andreas Herkersdorf, TU Muenchen, DE	
DESIGNING WEARABLE AND SMART MEDICAL DEVICES	017
José L. Ayala, Universidad Complutense de Madrid, ES	
Chris Van Hoof, IMEC, BE	
SPECIAL & EU SESSIONS	018
Giovanni De Micheli, EPFL, CH	
Marco Casale-Rossi, Synopsys, IT	
Lorena Anghel, TIMA Laboratory, FR	
DATE 2017 – AT A GLANCE	020
A brief overview of the event	
MONDAY TUTORIALS	029
Nine half-day tutorials	
OPENING PLENARY & AWARDS	036
Free for exhibition visitors	
TECHNICAL SESSIONS	040
Full listing of DATE technical programme, special sessions	
FRIDAY WORKSHOPS	094
Eight full-day workshops	
EXHIBITION THEATRE PROGRAMME	107
Free for exhibition visitors	
UNIVERSITY BOOTH	114
FRINGE TECHNICAL MEETINGS	130
EXHIBITION GUIDE	133
Committees	154
Detailed Index	158
Venue Plan	C04

The DATE organisation and sponsors would like to extend their warmest gratitude to all press journalists who give DATE coverage in the editorial pages. Listed below are the media houses and publications who generously agree to media partnership with DATE, and whose publications can be found on-site.

EDA Confidential



EDA is a commercial-free publication providing a quiet place for conversation about the Electronic Design Automation industry and its companion technologies. The coverage does not intend to be comprehensive, but does intend to provide some food for thought. To that end, EDA Confidential includes "Recipes", Freddy Santamaria's "Gourmet Corner", as well as "Voices" of other contributing authors, "Off the Record" op-ed pieces, and "Conference" coverage.

www.aycinena.com

EDACafé



EDACafe.Com is the #1 EDA web portal. Thousands of IC, FPGA and System designers visit EDACafé.com to learn the latest news and research design tools and services. The sites attract more than 75,000 unique visitors each month and leverages TechJobsCafé.com to bring you job opportunities targeted to engineering and design. And daily e-newsletters reach more than 40,000 engineering professionals. For more details visit www.EDACafe.com and www.TechJobsCafe.com.

www.edacafe.com

Engineering & Technology



Engineering & Technology is packed with articles on the latest technology covering the areas of communications, control, consumer technology, electronics, IT, manufacturing & power engineering. It is Europe's largest circulation engineering magazine, published monthly & offers a global circulation of over 140,000 copies to more than 100 countries & a high pass-on readership. Each member of the Institution of Engineering & Technology

(IET) receives a copy as part of their membership package. Readers include design & development engineers, system designers & integrators, solutions providers & installers, engineering distributors, consultants, planners, facilities managers & end-users.

With its HQ in London & regional offices in Europe, North America & Asia-Pacific, the Institution of Engineering & Technology provides a global knowledge network to facilitate the exchange of ideas & promote the positive role of technology around the World. The Institution of Electrical Engineers, dating from 1889, became the Institution of Engineering & Technology in 2006. It now organises more than 120 conferences & other events each year whilst providing professional advice & briefings to industry, education & governments.

www.eandtmagazine.com

SEMICON Europa 2017: New Opportunities in a Mature Industry Environment



November 14-17, 2017, Messe München, Munich, DE

The SEMICON Europa technology and business programs address the critical issues and challenges facing the microelectronics industries and provide the information, education, and guidance that needed to move your innovations and products to market. Connect with the facts.

- SEMICON Europa offers exhibitors and attendees the unique opportunity to engage and network with over 5,800 engineers, executives, and key decision-makers
- It is the premier European showcase for business and exploration in areas like flexible hybrid electronics, MedTech, automotive, imaging, design and fabless, SMART Manufacturing, materials, power electronics, and more.
- 70% of visitors are involved in buying and investment decisions while 45% of visitors represent engineering job functions

Detailed information on semiconeuropa.org

Dear Colleague,

We proudly present to you the Advance Programme of **DATE 2017!** 2017 is a special year for the world's favourite electronic systems design and test conference, as we celebrate its **20th edition**. This year, the DATE conference will be held for the first time in Switzerland, at the SwissTech Convention Center on the EPFL campus in Lausanne, from March 27 to 31, 2017. This edition includes an international exhibition for electronic design, automation and test with special emphasis on the areas of Internet of Things (IoT), Cloud Computing, and Wearables and Smart Medical Devices, covering from system-level hardware and software implementation right down to integrated circuit design.

For the 20th successive year, DATE has prepared an exciting technical programme. Out of a total of 794 paper submissions received, a large share (42%) is coming from authors in Europe, 32% of submissions are from America, 25% from Asia, and 1% from the rest of the world. This clearly demonstrates DATE's international character, its global reach and impact.

With the help of 336 members of the Technical Program Committee who carried out 3187 reviews (about four per submission), finally 193 papers (24%) were selected for regular presentation and 92 additional ones (11.5%) for interactive presentation.

The DATE event will start on Monday with **9 in-depth technical tutorials** which will be given by leading experts in their respective fields, with topics on Design Solutions, Emerging Technologies, System Development and Verification, and Dependability.

The **plenary keynote speakers on Tuesday** are Dr. Arvind Krishna from IBM who will talk about "Design Automation in the Era of AI and IoT: Challenges and Pitfalls" and Dr. Doug Burger from Microsoft to talk about "A New Era of Hardware Microservices in the Cloud". In addition, a keynote lecture from Prof. Giovanni De Micheli (Professor at EPFL and Director of Nano-Tera.ch) will be given on Tuesday on "Distributed Systems for Health and Environmental Monitoring" within the Nano-Tera.ch initiative. On the same day, the **Executive Track**, including one Executive Panel Session and three Innovative Technologies & Applications (IT&A) Sessions, offers a series of business panels discussing hot topics. Executive speakers from companies leading the design and automation industry will address some of the complexity issues in electronics design and discuss about the advanced technology challenges and opportunities.

The main conference programme from Tuesday to Thursday includes 79 technical sessions organized in parallel tracks from the four areas

D – Design Methods and Tools

A – Application Design

T – Test and Robustness

E – Embedded Systems Software

and from several special sessions on Hot Topics, such as, emerging technologies, low power challenges and approximate computing for IoT devices, security-aware design in cyber-physical systems, new benchmarking methods and applications for emerging devices, circuits, and architectures, methodologies to design and manage exascale computing system technologies, as well as results and lessons learned from European projects. A special session is dedicated to Ralph Otten, pioneer of physical design, who prematurely died in an accident.



David Atienza



Giorgio Di Natale

Two Special Days in the programme will focus on areas bringing new challenges to the system design community: **Designing Electronics for the Internet of Things Era** and **Designing Wearable and Smart Medical Devices**, each having a full programme of keynotes, panels, tutorials and technical presentations.

During the Special Day on “Electronics for the Internet of Things Era” on **Wednesday**, Dr. Keith Willett from Merck Serono will talk about “Internet of Everything is our Opportunity”.

On **Thursday**, a **keynote** from Dr. Sani Nassif from Radyalis LLC will be given about “The Engineering to Medicine Metamorphosis” in the frame of the Special Day on “Wearable and Smart Medical Devices”.

Additionally, there is a good coverage of topics in **Interactive Presentations** which are organized into five IP sessions.

To inform attendees on commercial and design related topics, there will be a full programme in the **Exhibition Theatre** which will combine presentations by exhibiting companies, best-practice reports by industry leaders on their latest design projects and selected conference special sessions. The conference is complemented by an **exhibition, running for three days** (Tuesday – Thursday), which provides a unique networking opportunity and states the perfect venue for industries to meet University Professors to foster University Programme and especially for PhD Students to meet future employees. The full list of applied exhibitors and sponsors can be found here: www.date-conference.com/exhibition/exhibitors-sponsors

On Friday, the last day of the DATE week, **8 full-day workshops** cover a large number of hot topics, including IoT Design, Emerging Memories and Interconnections Technologies, Design of Future Autonomous Cars, and Engineering Multi-Scale Systems for Health, Energy and the Environment.

For further information please visit: www.date-conference.com

We wish you an exciting and memorable DATE 2017, a successful exhibition visit and an entertaining DATE 20th edition party on Wednesday evening, which will take place in the extraordinary scenario of the Olympic Museum in Lausanne, overlooking the Lake Geneva and the Swiss-French Alps.

DATE 2017 General Chair
David Atienza
EPFL, CH

DATE 2017 Programme Chair
Giorgio Di Natale
LIRMM, FR



Arvind Krishna

0915 – 0945 Auditorium A

1.1.1

Design Automation in the Era of AI and IoT: Challenges and Pitfalls

Arvind Krishna, Senior Vice President, Hybrid Cloud and Director, IBM Research, US

The AI and IoT revolutions are twin phenomena that are re-shaping business models, industries, and society. If we are to maximize their potential, we must overcome significant technical challenges with the help of the Design Automation and Test Community.

First, new computer architectures are required to accelerate solutions driven by cognitive computing, the term given to a comprehensive set of AI capabilities that includes not just machine learning but also data ingestion, data privacy, learning, reasoning, natural language, and conversation. These architectures must support each of these new technologies and manage extreme, cognitive workloads marked by unprecedented volumes of structured and unstructured data. This challenge poses important questions for the Design Automation and Test community about what new approaches can be taken.

A similar challenge is inherent in the rapid development of IoT, where the span of computing architecture varies from extremely low power constraints, limited bandwidth, and sporadic access at the “edge” of the network to the nearly infinite power and compute of data centers. This raises the question of how to maximize the design and placement of IoT systems, which will have to function for extended periods of time (up to ten years or more, like a pacemaker). Unlike smartphones, these systems can’t simply be disposed of, which raises significant security concerns.

In his talk exploring these challenges, Dr. Krishna will emphasize that solutions can only come from an integrated hardware-software co-design approach. He will also highlight some of the leading-edge technologies IBM Research is developing to drive further innovation in the computing stack as the era governed by Moore’s law comes to a close.



Doug Burger

0945 – 1015 Auditorium A

1.1.2

A New Era of Hardware Microservices in the Cloud

Doug Burger, Distinguished Engineer, Director of Client & Cloud Apps, Microsoft Research, US

The Cloud is causing a major shift in both the business ecosystem and system infrastructures. The major hyperscale providers are building out highly-interconnected, worldwide computers at a scale that allows them to make significant first-party investments. This verticalization allows them to make cross-layer architectural changes more rapidly than would the old horizontal model. A second trend is the emergence of ultra-low latency requirements in the Cloud, moving storage, networking, and services from the millisecond to the microsecond regime. In this talk, I will describe how these architectural shifts are enabling the emergence of specialized hardware in datacenters, that enable services to be operated in the microsecond regime. On FPGAs, GPUs, and ASICs, these services can run with no CPU intervention, allowing much lower latencies and better cost structures than previously possible for key services such as deep learning. Over time this transition will enable a much broader collection of hardware IP to run at scale in the Cloud.



Giovanni De Micheli

1350 – 1420 Garden Foyer

3.0

Precision Medicine: Where Engineering and Life Science meet

Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL), CH

As we witness the relentless growth of computing power, storage capacity and communication bandwidth, we also see a major trend in bio-medical sciences to become more quantitative and amenable to benefit from the support of electronic systems. Moreover, societal and economic needs push us to develop and adopt health-management approaches that are more effective, less expensive and flexible enough to be personalized to individual and community needs.

Within this frame, precision medicine promises to better society by applying engineering technology to personalized health, with devices that are in/on the body and ubiquitously connected. Examples from the Swiss-wide Nano-Tera.ch program will show various techniques related remote patient monitoring, emergency care as well as routine care. These examples show the advantages that stem from organized and optimized means to quantify clinical data, handle large data sets as well as controlling and personalizing therapy and drug administration.

Electronic design automation is a key technology to realize systems for precision medicine. Examples of specific EDA tools and methods encompass physical design of integrated sensors and their coupling to electronics, simulation of complex systems with bio-chemical stimuli, synthesis of decision making circuitry based on plurality of inexact inputs, policies design for therapies exploiting on-line data acquisition, and verification of life-critical applications under broadly-varying and unpredictable input conditions.

Overall, precision medicine represents an important and large market opportunity. EDA is a necessary underlying technology to realize the promises of better and less expensive care for everyone.



Keith Willett

1350 – 1420 Garden Foyer

7.0

Internet of Everything is our Opportunity

Keith Willett, Director of Software Engineering for Merck Serono, CH

Merck Serono is working to revolutionize patient care and doctor assist through utilization of technology that is built of the Internet of Everything. Using global resources to consolidate medical devices under a single platform that will store, analyze and recommend patient care to physicians, Merck is leveraging the Internet of Everything to improve patient care.

The IoE is not limited to medical devices, as everything from automobiles to light bulbs are looking for ways to connect to the Internet. These devices gather, store and analyze data to improve the user experience and create value for people and businesses that have yet to be recognized. However, connecting so many products will cause an increased strain on the network infrastructures, and most importantly expose personal information to potential threats; if not managed correctly. All companies connecting devices are having similar problems and are working to solve these issues.

As the Internet of Everything continues to evolve, critical strategies will need to be in place for all companies to be successful. This presentation will discuss the strategies companies need to play in this space and how collaboration and co-operation will become more common in IoE.



Sani R. Nassif

1320 – 1350 Garden Foyer

11.0

The Engineering to Medicine Metamorphosis

Sani R. Nassif, Chief Engineering Officer, Radyalis LLC, US

We EDA engineers are justifiably proud of the tremendous success that integrated electronics has enjoyed over the last 50 years. After all the world has been irrevocably changed by the pervasive connectivity and computing capability we have enabled. Today's smart devices are just the beginning of an avalanche of "intelligence" that will be enabled by the internet of things and further change our lives for the better. But it can sometimes be difficult to explain to a layperson what part we have played in this narrative, somehow a 2% improvement in routing density or simulation accuracy sounds quite far from "the next iPhone". As technology slows down, matures, and the industry consolidates, we are presented with opportunities for applying our talents for the analysis, modeling, optimization and solution of difficult large scale problems in adjacent fields. This talk is about one such opportunity in the area of radiation therapy, where Medical Physicists work hand-in-hand with Oncologists to provide life-saving treatments for Cancer. Making the transition from EDA to Medicine required some significant sacrifices and humility -but the end result is a commercial and scientific success and a far greater level of relevance to people's lives.

This printed programme is intended to provide delegates with an easy reference document during their attendance at DATE 2017. Full conference information including all technical programme details, information on awards, conference registration costs, information about accommodation, travel offers and social events is available on the conference website **www.date-conference.com**

Dates and Venue

The conference will take place from 27 to 31 March, 2017 in the SwissTech Convention Center (STCC).

SwissTech Convention Center
Quartier Nord de l'EPFL
Route Louis-Favre 2
1024 Ecublens, CH
www.stcc.ch/en/home

The accompanying exhibition is scheduled from 28 to 30 March, 2017, and will take place in the heart of the conference area, directly next to the session rooms, hosting the coffee break area as well.

Interactive Programme Online

A fully interactive DATE 2017 programme is available on the website **www.date-conference.com** where you will be able to view the entire details of the programme and plan your attendance in advance.

Internet Access

Free wireless internet access is available on-site throughout the whole congress center during the entire DATE week. The WLAN login code will be provided at the registration desk upon arrival (entrance foyer of the congress center). There is also Eduroam coverage, and DATE attendees can directly use their own credentials to connect to the network.

Proceedings

The conference proceedings are available on memory stick on-site, which will be given together with the conference bag (to delegates who registered for the full conference or a day ticket only).

WHOVA Conference App

The WHOVA App can be downloaded via the following link or in the Apple / Google stores for free: **<https://whova.com/download>**
Please install the app and search for the conference
"DATE 2017" → Password: "DATE"

Online Conference Evaluation via the WHOVA App ("survey" button): every fully registered delegate who fills in the online conference evaluation via the app, will receive one of the exclusive DATE collector mugs at the registration desk (when showing the confirmation page).

Coffee Break in the Exhibition Area

On all conference days (Tuesday to Thursday), coffee and tea will be served during the coffee breaks at the below-mentioned times in the exhibition area.

Lunch Break in the Garden Foyer

On all conference days (Tuesday to Thursday), a buffet lunch will be offered in the Garden Foyer, in front of the session rooms. Kindly note that this is restricted to conference delegates possessing a lunch voucher only. When entering the lunch break area, delegates will be asked to present the corresponding lunch voucher of the day. Once the lunch area has been left, re-entrance is not allowed for the respective lunch.

Tuesday, March 28, 2017

Coffee Break	1030 – 1130
Lunch Break	1300 – 1430
<i>Keynote Lecture in "Garden Foyer"</i>	1350 – 1420
Coffee Break	1600 – 1700

Wednesday, March 29, 2017

Coffee Break	1000 – 1100
Lunch Break	1230 – 1430
<i>Keynote Lecture in "Garden Foyer"</i>	1350 – 1420
Coffee Break	1600 – 1700

Thursday, March 30, 2017

Coffee Break	1000 – 1100
Lunch Break	1230 – 1400
<i>Keynote Lecture in "Garden Foyer"</i>	1320 – 1350
Coffee Break	1530 – 1600

Welcome Reception & PhD Forum

Mon, March 27, 2017

All registered conference delegates and exhibition visitors are kindly invited to join the DATE 2017 Welcome Reception & subsequent PhD Forum, which will take place on Monday, March 27, 2017, from 1800 – 2100 in the Campus Foyer (Grätzel, First Level) of the SwissTech.

The PhD Forum is a poster session and a buffet style dinner hosted by the European Design Automation Association (EDAA), the ACM Special Interest Group on Design Automation (SIGDA), and the IEEE Council on Electronic Design Automation (CEDA). The purpose of the PhD Forum is to offer a forum for PhD students to discuss their thesis and research work with people of the design automation and system design community. It represents a good opportunity for students to get exposure on the job market and to receive valuable feedback on their work.

Exhibition Reception

Tue, March 28, 2017

The Exhibition Reception will take place on Tuesday, March 28, 2017, from 1830 – 1930 in the exhibition area (Garden Foyer, Ground Level), where free drinks for all conference delegates and exhibition visitors will be offered. All exhibitors are welcome to also provide drinks and snacks for the attendees.

DATE Party – Networking Event

Wed, March 29, 2017

The highlight of the DATE week will again be the DATE Party, which offers the perfect occasion to meet friends and colleagues in a relaxed atmosphere while enjoying local amenities. Thus, it states one of the main networking opportunities during the DATE week. In addition, this year the DATE Best Paper Awards and Best IP Award will be given during the DATE Party. Also, there will be special prizes for the best pictures taken by the DATE attendees in the 20 editions of DATE so far. **Do not miss the key event at DATE 2017!**

The party is scheduled on March 29, 2017, from 1900 to 2300, and will take place in Lausanne's most outstanding museum location: The Olympic Museum. It is beautifully located in the heart of the city, with magnificent views over the Lake Geneva and the Swiss-French Alps. Since its renovation at the end of 2013, it now hosts more than 3,000 sqm of exhibition space and a new scenography which perfectly reflects the idea and spirit behind and how rich and diverse Olympism is. Some of the themes highlighted include sports, history, culture, design, sociology, and technology. During the evening, all delegates will have the chance to visit the different expositions for free.

Please kindly note that it is not a seated dinner. A continuous flying buffet and drinks will be served during the whole evening.

All delegates, exhibitors and their guests are invited to attend the party. Please be aware that entrance is only possible with a valid party ticket. Each full conference registration includes a ticket for the DATE Party (which needs to be booked during the online registration process though). Additional tickets can be purchased on-site at the registration desk (subject to availability of tickets). Price for extra ticket: CHF 80.00 per person.

How to get there

→ www.olympic.org/museum/visit/practical-information/getting-here

By public transportation:

Take the metro line M1 from the SwissTech convention center (EPFL stop) to the stop Lausanne-Flon. Change to metro line M2 to stop Ouchy-Olympique.

Check times here: www.sbb.ch/en/home.html or www.t-l.ch/en/

By car:

Take the A9 motorway, Maladière exit and continue straight until Ouchy. The underground car park at the Place de la Navigation in Ouchy is located just 400m from the museum. Street parking in the disc parking zones ("blue zones") and disabled parking at the museum's north entrance (Elysée entrance) are also available.



Walking distance:

10 minutes from the metro M2 Ouchy-Olympique

10 minutes from the landing CGN Ouchy

20 minutes from the train station Lausanne (Gare)

Interactive Presentations

(sponsored by the Cadence Academic Network)

Interactive presentations allow presenters to interactively discuss novel ideas and work in progress, which may require additional research work and discussion, with other researchers working in the same area. Interested attendees can walk around freely and talk to any author they want in a vivid face-to-face format. IP presentations will also be accompanied by a poster. Each IP will additionally be introduced in a relevant regular session prior to the IP Session in a one-minute presentation.

To give an overview, there will be one central projection displaying a list of all the presentations going on at the same time in the IP area. Interactive Presentation (IP) Sessions will be held in the foyer of the Conference Level in 30-minute time slots on the following days:

Tuesday, March 28, 2017

IP Session 1	Garden Foyer (in front of rooms 4A and 5A)	1600 – 1630
--------------	--	-------------

Wednesday, March 29, 2017

IP Session 2	Garden Foyer (in front of rooms 4A and 5A)	1000 – 1030
--------------	--	-------------

IP Session 3	Garden Foyer (in front of rooms 4A and 5A)	1600 – 1630
--------------	--	-------------

Presentation of the Best IP Award during the DATE Party	Olympic Museum, TOM café	2000
---	--------------------------	------

Thursday, March 30, 2017

IP Session 4	Garden Foyer (in front of rooms 4A and 5A)	1000 – 1030
--------------	--	-------------

IP Session 5	Garden Foyer (in front of rooms 4A and 5A)	1530 – 1600
--------------	--	-------------

Organisers: Giovanni De Micheli, EPF Lausanne, CH
Marco Casale-Rossi, Synopsys, IT

DATE 2017 will feature an Executive and Innovative Technologies & Applications (IT&A) Track, with presentations by representatives leading electronic companies, applied research organizations, and universities around the world. The programme will start on Tuesday March 27 with an Executive Panel Session, which will be held immediately after the Opening Session, and will be followed by two IT&A Sessions. The last IT&A Session will be held on Wednesday March 29. Each session will feature 3-5 speakers and run in parallel to the technical conference tracks. All the sessions will first provide each speaker with a timeslot to present his/her vision, followed by a Q&A. The Track should offer prospective attendees valuable information about the vision of the high-profile speakers with regard to the technology and industry roadmap.

2.1

EXECUTIVE PANEL SESSION:
**The Electronics Innovation Landscape:
Opportunities, Challenges and Strategies**

See Page 37

3.1

IT&A SESSION:
**Parallel Ultra-Low-Power Computing for the
IoT: Applications, Platforms, Circuits**

See Page 41

4.1

IT&A SESSION:
**The Emergence of Silicon Photonics: From
High Performance Computing to Data Centers
and Quantum Computing**

See Page 47

6.2

IT&A SESSION:
**Panel: Ultra-Low-Power (ULP) Autonomously
Powered Systems**

See Page 58

A TRIBUTE TO RALPH OTTEN

Tue, March 28, 2017

3.9

A tribute to Ralph Otten

Organiser: Giovanni De Micheli, EPFL, CH

World renowned leaders in Physical Design will talk about accomplishments in this field over the last four decades, as a tribute to Ralph Otten, pioneer of this field who prematurely died in an accident.

See Page 45

Organisers and Chairs: Marilyn Wolf, Georgia Tech, US
 Andreas Herkersdorf, TU Muenchen, DE

Designing Electronics for the Internet of Things Era

Our society is evolving to a point where objects and people will be almost permanently connected and exchanging information. This scenario, called the Internet of Things (IoT), is the result of the convergence in the evolution and integration of communication, computing, storage and sensing technologies. The potential influence of IoT in our daily life is enormous – Gartner Inc. expects 26 billion devices to be on the Internet of Things (IoT) by 2020, other forecasts even project 50 billion by the same time frame. IoT is perceived as key enabling technology for smart-X (cities, households, buildings, fabs (industry 4.0), mobility, health, energy) applications and has also been highlighted in the 2014 (US) President's National Security Telecommunications Advisory Committee report and by the NSF. On the other hand, it is also clear that IoT will require radically new approaches to high-performance, small(est) form factor and lowest cost, lowest energy computing platforms, memory and sensor technology, design methods as well as ICT infrastructure integration. Robust and secure design inside and outside of IoT devices / systems are equally important properties and objectives.

This special day will shed light on major challenges related to IoT microelectronics design, novel paradigms for data acquisition and fusion, as well as analysis and storage of the large volume of collected information. Internationally renowned experts from industry, start-ups and academia share their expertise and experience on how the progress in technologies and applications of IoT can be nurtured and cultivated for the benefit of society.

5.1

IoT Day: IoT Perspectives

See Page 52

6.1

IoT Day Hot Topic Session: IoT Enabling Technologies

See Page 58

7.0

LUNCH TIME KEYNOTE SESSION

See Page 62

7.1

IoT Day Hot Topic Session: IoT Deployment

Ten Cents SoC Challenge posters are being introduced as IPs
 See Page 62

8.1

IoT Day Hot Topic Session: Challenges and Potentials for IoT Rollout

See Page 68

Organisers and Chairs: José L. Ayala, Universidad Complutense de Madrid, ES
Chris Van Hoof, IMEC, BE

Designing Wearable and Smart Medical Devices

The technological convergence of portable consumer electronics such as smartphones, smart watches and fitness devices with that of professional medical equipment such as pulse oximetry, ECG and Glucose meters as well as ultrasound scanners and kidney diagnostics, is increasingly blurring the lines between equipment designed for practitioners and devices used by consumers. The benefits of wearable and portable medical devices are clear. Wearables make patient data readily accessible and they may reduce the frequency of visits to a doctor and in doing so alleviate the burden on our healthcare system. As well as this, it is becoming cheaper to produce wearable medical devices that fulfil the function traditionally limited to large and expensive medical devices in hospitals. But designing wearable and smart medical devices is more than that; it is the convergence of the applied research, the clinical data, the work posed by practitioners and engineers, and the continuous effort from the industry in electronic integration. In this Special Day we will cover all these aspects, with a clear and explicit target on the application domain and the end-user (and patients). Novel medical devices will be presented, advanced data and processing techniques will be described, and the words from the industry will always accompany the academic world. Join us in this challenging goal!

9.1

Wearable and Smart Medical Devices Day: New tools and devices for chronic and acute care

See Page 73

10.1

Wearable and Smart Medical Devices Day: Diagnosis and prevention systems

See Page 79

11.0

LUNCH TIME KEYNOTE SESSION

See Page 84

11.1

Wearable and Smart Medical Devices Day: HW and SW design constraints in medical devices

See Page 89

12.1

Wearable and Smart Medical Devices Day: Industry panel: Industrial challenges for tomorrow's medical devices and tools

See Page XX

Special Session Chairs: Giovanni De Micheli, EPFL, CH
 Marco Casale-Rossi, Synopsys, IT
EU SESSIONS Chair: Lorena Anghel, TIMA Laboratory, FR

The following Special Sessions have been organized, which should be of great general interest, and make a technical status about topics such as high-performance computing, IoT, spintronic, quantum computing, EDA, ultra-low-power systems, self-aware systems, and secure cyber-physical systems.

2.7

EU Project Special Session: from Secure Clouds to reliable and variable HPC

Chair: Lorena Anghel, TIMA Laboratory, FR
 See Page 40

3.2

Hot Topic Session: New Benchmarking Vectors for Emerging Devices, Circuits, and Architectures: Energy, Delay, and ... Accuracy

Chairs: Xiaobo Sharon Hu, University of Notre Dame, US
 Pierre-Emmanuel Gaillardon, The University of Utah at Salt Lake City, US
 See Page 42

4.5

Hot Topic Session: On How to Design and Manage Exascale Computing System Technologies

Organiser: Donatella Sciuto, Politecnico di Milano, IT
 See Page 50

5.3

Hot Topic Session: I'm Gonna Make an Approximation IoT Can't Refuse - Approximate Computing for Improving Power Efficiency of IoT and HPC

Organiser: Christian Enz, EPFL, CH
 See Page 53

5.5

Hot Topic Session: Spintronics-based Computing

Organisers: Lionel Torres, LIRMM, CNRS/University of Montpellier, FR
 Weisheng Zhao, Beihang University, CN
 See Page 54

6.5

Hot Topic Session: Memristor for High Performance Computing: Myth or Reality?

Organisers: Koen Bertels, Delft University of Technology, NL
 Saïd Hamdioui, Delft University of Technology, NL
 See Page 60

6.6

Industrial Experiences & EU Projects

Chairs: Mario Diaz Nava, ST Microelectronics, FR
Eugenio Villar, University of Cantabria, ES

See Page 60

7.5

Hot Topic Session: The Engineering Challenges for Quantum Computing

Organiser: Koen Bertels, QuTech & Computer Engineering Lab, NL
Carmen G. Almudéver, QuTech & Computer Engineering Lab, NL

See Page 64

8.2

Hot Topic Session: No Power? No Problem! Exploiting Non-Volatility in Energy Constrained Environments

Organisers: Xiaobo Sharon Hu, University of Notre Dame, US
Michael Niemier, University of Notre Dame, US

See Page 68

8.6

Hot Topic Session: Self-aware Systems: Concepts and Applications

Organiser: Nikil Dutt, UC Irvine, US
Axel Jantsch, TU Wien, AT

See Page 71

9.3

Hot Topic Session: Security in Cyber-Physical Systems: Attacks All The Way

Organiser: Anupam Chattopadhyay, Nanyang Technological University, SG
Muhammad Shafique, CARE-Tech, TU Wien, AT

See Page 74

10.2

Hot Topic Session: EDA as an Emerging Technology Enabler

Organiser: Pierre-Emmanuel Gaillardon, The University of Utah at Salt Lake City, US
Mathias Soeken, EPFL, CH

See Page 80

11.8

Hot Topic Session: Biologically-inspired techniques for smart, secure and low power SoCs

Organiser: Andy M. Tyrrell, University of York, GB
Lukas Sekanina, Brno University of Technology, CZ

See Page 112

12.8

Hot Topic Session: Cyberphysical Microfluidic Biochips: EDA Challenges and Opportunities to Bridge the Gap between Microfluidics and Microbiology

Organiser: Seetal Potluri, Technical University of Denmark, DK
Paul Pop, Technical University of Denmark, DK

See Page 113

EVENT OVERVIEW

MONDAY

- Educational Tutorials
- Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA, and IEEE CEDA

TUESDAY

- Opening Session: Plenary, Awards Ceremony & Keynote Addresses and Keynote Addresses
- Technical Conference
- Vendor Exhibition & Exhibition Theatre
- Executive and IT&A Sessions
- Lunchtime Keynote
- University Booth
- Fringe Meetings
- Exhibition Reception

WEDNESDAY

- Technical Conference
- Vendor Exhibition & Exhibition Theatre
- Special Day on “Designing Electronics for the Internet of Things Era” and Keynote
- University Booth
- Fringe Meetings
- DATE Party – Networking Event

THURSDAY

- Technical Conference
- Vendor Exhibition & Exhibition Theatre
- Special Day on “Designing Wearable and Smart Medical Devices” and Keynote
- University Booth
- Fringe Meetings

FRIDAY

- Special Interest Workshops

CONTACTS

DATE Conference Organization

c/o K.I.T. Group GmbH Dresden
 Bautzner Str. 117–119
 01099 Dresden, Germany
 Phone: +49 351 4967 541
 Fax: +49 351 4956 116
 E-Mail: date@kitdresden.de

Conference & Exhibition Manager

Franziska Röhrig
 K.I.T. Group GmbH, DE
 Phone: +49 351 4967 541

Registration & Accommodation

Eva Smejkal
 K.I.T. Group GmbH, DE
 Phone: +49 351 4967 312

0800–0930 Registration and Tutorial Welcome Refreshments
Garden Foyer

Breaks 1100-1130 Morning Coffee Break
1600-1630 Afternoon Coffee Break

	4BC		3A	3B	3C
0930–1300	M01 Nano-Tera.ch Data science techniques and machine learning for EDA		M03 Emerging Technologies 3D Integration: Quo Vadis?	M04 System Development and Verifi- cation Developing Next-Generation Embedded Systems: Functional Reactive Programming, Formal Veri- fication, and Real-Time Virtual Resources	M05 Dependability From Data to Actions: Applications of Data Analytics in Semiconductor Manufacturing & Test

1300 – 1430 Lunch Break

1330 Conference registration begins

	4BC	4A	3A	3B	3C
1430 – 1800	M06 Nano-Tera.ch Next 1000x Gains: from Clouds to IoT Systems	M07 Design Solutions Stochastic Computation: the Hypes and the Hopes	M08 Emerging Technologies Is energy wearable?	M09 System Development and Verification An Industry Approach to FPGA and SOC System Development and Verification	M10 Dependability Reliable VLSI Systems

1800 – 2100 Welcome Reception & PhD Forum
Campus Foyer (Grätzel)

STUDENT COMPETITIONS

Mon, March 27, 2017

On Monday, March 27, 2017, two student competitions will take place in parallel (a separate registration is required).

IEEE CEDA IoT Students Challenge

Room 5BC 0900 - 1800

Organizer: José L. Ayala, Universidad Complutense de Madrid, ES,
jayala@ucm.es

SEL-EPFL and TI Student Competition on Apps development for handheld game consoles, tablets and smartphones

Room 5A 1600 - 1800

Organizer: Dominique Poissonnier, Texas Instruments Europe, FR,
d-poissonnier@ti.com

For more information, please visit: www.date-conference.com

0730

Registration | Speaker's Breakfast, Garden Foyer

0830 – 1030

1.1 Opening Session: Plenary, Awards Ceremony & Keynote Addresses, Auditorium A

1030 – 1130

Exhibition and Coffee Break

Track 1

Track 2

Track 3

Track 4

Auditorium A

4BC

2BC

3A

1130 – 1300

2.1
Executive Panel:
The Electronics
Innovation
Landscape:
Opportunities,
Challenges and
Strategies2.2
Stochastic,
Approximate and
Neural Computing2.3
Cache memory
management for
performance and
reliability2.4
Performance and
Power Analysis

1300 – 1430

Lunch Break

1350 – 1420

3.0 LUNCH TIME KEYNOTE SESSION, Garden Foyer

5BC

4BC

2BC

3A

1430 – 1600

3.1
IT&A Session:
Parallel Ultra-
Low-Power
Computing for the
IoT: Applications,
Platforms, Circuits3.2
Hot Topic
Session: New
Benchmarking
Vectors for
Emerging
Devices,
Circuits, and
Architectures:
Energy, Delay, and
... Accuracy3.3
Hardware Trojans
and Fault Attacks3.4
Guardbanding and
Approximation

1600 – 1700

Coffee Break

1600 – 1630 IP1 Interactive Presentations, IP Area

5BC

4BC

2BC

3A

1700 – 1830

4.1
IT&A Session:
The Emergence
of Silicon
Photonics: From
High Performance
Computing to
Data Centers
and Quantum
Computing4.2
Logic,
Interconnects,
Neurons: New
Realizations4.3
Efficient memory
design4.4
From functional
validation to
functional
qualification

1830 – 1930

EXHIBITION RECEPTION in the Exhibition Area

Registration Speaker's Breakfast, Garden Foyer				0730
1.1 Opening Session: Plenary, Awards Ceremony & Keynote Addresses, Auditorium A				0830 – 1030
Exhibition and Coffee Break				1030 – 1130
Track 5	Track 6	Track 7	TRACK 8	
3C	5A	3B	Exhibition Theatre	
2.5 Reliability and Energy-Efficiency: Two Pillars of NoC Design	2.6 Advancing Test for Mixed-Signal and Microfluidic Circuits and Systems	2.7 EU Project Special Session: from Secure Clouds to reliable and variable HPC	2.8 Smart Medical Devices	1130 – 1300
Lunch Break				1300 – 1430
1350 – 1420	3.0 LUNCH TIME KEYNOTE SESSION, Garden Foyer			
3C	5A	3B	Exhibition Theatre	
3.5 Low-power brain inspired computing for embedded systems	3.6 Mechanisms for hardware fault testing, recovery and metastability management	3.7 Scheduling and Optimization	3.8 Eco-Cloud	1430 – 1600
			TRACK 9 Auditorium A 1430 – 1600 3.9 A tribute to Ralph Otten	
Coffee Break				1600 – 1700
1600 – 1630	IP1 Interactive Presentations, IP Area			
3C	5A	3B	Exhibition Theatre	
4.5 Hot Topic Session: On How to Design and Manage Exascale Computing System Technologies	4.6 Fault modeling, test generation and diagnosis	4.7 Process variation management for today's and tomorrow's computing	4.8 CV Fair DATE 2017	1700 – 1830
EXHIBITION RECEPTION in the Exhibition Area				1830 – 1930

PLENARY OPENING

EXECUTIVE AND IT&A

TUE KEYNOTE

D-TRACK

SPECIAL Prof. R. OTTEN

SPECIAL & EU SESSION

A-TRACK

IP SESSION

T-TRACK

EXHIBITION THEATRE

E-TRACK

0730

Registration | Speaker's Breakfast, Garden Foyer

Track 1

Track 2

Track 3

Track 4

5BC

4BC

2BC

3A

0830–1000

5.1
IoT Day: IoT
Perspectives

5.2
Emerging
Computer
Paradigms

5.3
Hot Topic Session:
I'm Gonna Make
an Approximation
IoT Can't Refuse
– Approximate
Computing for
Improving Power
Efficiency of IoT
and HPC

5.4
Solutions
for efficient
simulation and
validation

1000–1100

Coffee Break
1000 – 1030 IP2 Interactive Presentations

5BC

4BC

2BC

3A

1100–1230

6.1
IoT Day Hot
Topic Session:
IoT Enabling
Technologies

6.2
IT&A Session:
Panel: Ultra-Low-
Power (ULP)
Autonomously
Powered Systems

6.3
Security
Primitives

6.4
High-performance
Reconfigurable
Computing

1230–1430

Lunch Break
1350 – 1420 7.0 LUNCH TIME KEYNOTE SESSION, Garden Foyer

5BC

4BC

2BC

3A

1430–1600

7.1
IoT Day Hot Topic
Session: IoT
Deployment

7.2
In-memory
Computing and
Security for Non-
volatile Memory
Technologies

7.3
Optimizing
performance,
energy and
predictability
via hardware/
software
codesign

7.4
Advances in Logic
Synthesis

1600–1700

Coffee Break
1600 – 1630 IP3 Interactive Presentations

5BC

4BC

2BC

3A

1700–1830

8.1
IoT Day Hot
Topic Session:
Challenges and
Potentials for IoT
Rollout

8.2
Hot Topic Session:
No Power?
No Problem!
Exploiting Non-
Volatility in Energy
Constrained
Environments

8.3
Secure Processor
Components

8.4
Advanced
systems for
healthcare
and assistive
technologies

1900–2300

DATE Party | Networking Event, Olympic Museum

Registration Speaker's Breakfast, Garden Foyer				0730
Track 5	Track 6	Track 7	TRACK 8	
3C	5A	3B	Exhibition Theatre	
5.5 Hot Topic Session: Spintronics-based Computing	5.6 Reuse and Integration of Test, Debug, and Reliability Infrastructure	5.7 Schedulability Analysis		0830–1000
Coffee Break 1000 – 1030 IP2 Interactive Presentations				1000 – 1100
3C	5A	3B	Exhibition Theatre	
6.5 Hot Topic Session: Memristor for High Performance Computing: Myth or Reality?	6.6 Industrial Experiences & EU Projects	6.7 Model-Based Design and Verification of Real-Time Systems	6.8 HiPEAC: European Network on High Performance and Embedded Architecture and Compilation	1100 – 1230
Lunch Break 1350 – 1420 7.0 LUNCH TIME KEYNOTE SESSION, Garden Foyer				1230 – 1430
3C	5A	3B	Exhibition Theatre	
7.5 Hot Topic Session: The Engineering Challenges for Quantum Computing	7.6 Memory Reliability: Modeling and Mitigation	7.7 Resource management and analysis for embedded architectures	7.8 Smart Energy and Self-Powered Devices	1430 – 1600
Coffee Break 1600 – 1630 IP3 Interactive Presentations				1600 – 1700
3C	5A	3B	Exhibition Theatre	
8.5 Learning and Resilience Techniques for Green Computing	8.6 Hot Topic Session: Self- aware Systems: Concepts and Applications	8.7 Instruction-level and thread-level parallelism in embedded systems	8.8 Panel: Technology startups. Vision from Academia and Industry	1700 – 1830
DATE Party Networking Event, Olympic Museum				1900 – 2300

Executive and IT&A

Special Day Session

D-Track

Special & EU Session

A-Track

IP Session

T-Track

Exhibition Theatre

E-Track

THURSDAY 30 MARCH, 2017

0730

Registration | Speaker's Breakfast, Garden Foyer

Track 1

Track 2

Track 3

Track 4

5BC

4BC

2BC

3A

0830–1000

9.1
Wearable and
Smart Medical
Devices Day: New
tools and devices
for chronic and
acute care

9.2
Emerging
Schemes
for Memory
Management

9.3
Hot Topic Session:
Security in Cyber-
Physical Systems:
Attacks All The
Way

9.4
Design Space
Exploration

1000–1100

Coffee Break
1000 – 1030 IP4 Interactive Presentations

5BC

4BC

2BC

3A

1100–1230

10.1
Wearable and
Smart Medical
Devices Day:
Diagnosis and
prevention
systems

10.2
Hot Topic
Session: EDA
as an Emerging
Technology
Enabler

10.3
Side-Channel
Attacks

10.4
Emerging
Architectures for
Reconfigurable
Computing

1230–1400

Lunch Break
1320 – 1350 11.0 LUNCH TIME KEYNOTE SESSION

5BC

4BC

2BC

3A

1400–1530

11.1
Wearable and
Smart Medical
Devices Day: HW
and SW design
constraints in
medical devices

11.2
Emerging
Technologies for
Future Memory
Design

11.3
Exploiting
Heterogeneity
for Big Data
Computing

11.4
Advances in
Timing and Layout

1530–1600

Coffee Break
IP5 Interactive Presentations

5BC

4BC

2BC

3A

1600–1730

12.1
Wearable and
Smart Medical
Devices Day:
Industry panel:
Industrial
challenges for
tomorrow's
medical devices
and tools

12.2
Advances in
Microfluidics and
Neuromorphic
Architectures

12.3
Security Tools

12.4
Formal and
Predictive Models
for System Design

Registration Speaker's Breakfast, Garden Foyer				0730
Track 5	Track 6	Track 7	TRACK 8	
3C	5A	3B	Exhibition Theatre	
9.5 Modeling and optimization of Internet-of-things (IoT) devices	9.6 Reliability and Optimization Techniques for Analog Circuits	9.7 Front-row seats for Temperature and Variability	9.8 The Internet of INSECURE Things	0830–1000
Coffee Break IP4 Interactive Presentations				1000–1100
3C	5A	3B	Exhibition Theatre	
10.5 Emerging NoC Directions	10.6 Approximate computing and neural networks for novel communication and multimedia systems	10.7 Adaptive and Resilient Cyber-Physical Systems	10.8a Smart and Wearable Sensors for Health 10.8b IoT Edge Devices	1100–1230
Lunch Break 1320–1350 11.0 LUNCH TIME KEYNOTE SESSION				1230–1400
3C	5A	3B	Exhibition Theatre	
11.5 Smart Energy and Automotive Systems	11.6 Dependable microprocessors and systems	11.7 Formal Methods and Verification: Core Technologies and Applications	11.8 Hot Topic Session: Biologically-inspired techniques for smart, secure and low power SoCs	1400–1530
Coffee Break IP5 Interactive Presentations				1530–1600
3C	5A	3B	Exhibition Theatre	
12.5 Power Modeling, Estimation and Verification	12.6 Efficient design methodologies for high-performance analog circuits and systems.	12.7 Software optimization for emerging memory architectures and technologies	12.8 Hot Topic Session: Cyberphysical Microfluidic Biochips: EDA Challenges and Opportunities to Bridge the Gap between Microfluidics and Microbiology	1600–1730

SPECIAL DAY SESSION

SPECIAL & EU SESSION

IP SESSION

EXHIBITION THEATRE

D-TRACK

A-TRACK

T-TRACK

E-TRACK

0730 – 0830 Workshop Registration and Welcome Refreshments

Breaks Please see individual workshop programmes for lunch and break times

0830 – 1730 Room 3B	0830 – 1700 Room 2A	0830 – 1730 Room 2B	0900 – 1700 Room 2C
W01 VLSI for IoT	W02 Emerging Memory Solutions – Technology, Manufacturing, Architectures, Design and Test	W03 4th Workshop on Design Automation for Understanding Hardware Designs DUHDe 2017	W04 MOS-AK Workshop
0830 – 1700 Room 3C	0830 – 1730 Room 4A	0815 – 1640 Room 3A	0900 – 1730 Room 5ABC
W05 Second International Workshop on Resiliency in Embedded Electronic Systems (REES 2017)	W06 The 3rd International Workshop on Optical/Photonic Interconnects for Computing Systems (OPTICS Workshop)	W07 New Platforms for Future Cars: Safety and Security Challenges	W08 Engineering Multi-Scale Systems for Health, Energy and the Environment

DATE¹⁸

**SAVE
THE
DATE**



**CONFERENCE 19 – 23 MARCH
EXHIBITION 20 – 22 MARCH
DRESDEN, GERMANY**

0800 - 0930 **Registration and Tutorial Welcome Refreshments**

0930 - 1300 **Morning Tutorials**
(1100-1130 Coffee Break)

M01

4BC

Nano-Tera.ch | Data science techniques and machine learning for EDA

M03

3A

Emerging Technologies | 3D Integration: Quo Vadis?

M04

3B

System Development and Verification | Developing Next-Generation Embedded Systems: Functional Reactive Programming, Formal Verification, and Real-Time Virtual Resources

M05

3C

Dependability | From Data to Actions: Applications of Data Analytics in Semiconductor Manufacturing & Test

1300 - 1430

Lunch Break

1330

Conference Registration begins

1430 - 1800

Afternoon Tutorials
(1600-1630 Coffee Break)

M06

4BC

Nano-Tera.ch | Next 1000x Gains: from Clouds to IoT Systems

M07

4A

Design Solutions | Stochastic Computation: the Hypes and the Hopes

M08

3A

Emerging Technologies | Is energy wearable?

M09

3B

System Development and Verification | An Industry Approach to FPGA and SOC System Development and Verification

M10

3C

Dependability | Reliable VLSI Systems

M01

Nano-Tera.ch Data science techniques and machine learning for EDA

4BC 0930 - 1300

Organiser: Pierre Vandergheynst, EPFL, CH

Data science and machine learning have been instrumental in the development of new applications that affect everyone's life. At the same time, it opens new research challenges but also new opportunities for improving optimisation algorithms. As many other fields, EDA has also been impacted, with several recent works that have proposed to use machine learning towards effective design strategies. This tutorial proposes to give an introduction to data science and machine learning, with an emphasis on their potential benefits in EDA. The tutorial will put a specific focus on graph-based machine learning techniques, and on learning and inference from time-series data, which are two recent branches of machine learning that have high potential in design and system optimisation.

M03

Emerging Technologies 3D Integration: Quo Vadis?

3A 0930 - 1300

Organiser: Partha Pande, Washington State University, US**Chair:** Krishnendu Chakrabarty, Duke University, US

Tutorial Plan:

0930

Physical Design for 3D ICs

Speaker: Aida-Todri-Sanial, CNRS-LIRMM/University of Montpellier

The topics covered are:

1. 3D ICs Motivation
2. 3D IC Design
3. 3D Power Delivery Network Design
4. 3D Clock Network Design

1015

The Changing Landscape of 3D Memory Architectures

Speaker: Sudeep Pasricha, Colorado State University

The topics covered are:

1. State-of-the-art in 3D-Stacked Memory Solutions
2. New Architectures and Directions in 3D-Stacked Memory Design
3. Communication Interfaces for 3D-Stacked Memory
4. CAD Tools for 3D-Stacked Memory Design

1130

Energy-Efficient and Reliable 3D Network-on-Chip Design

Speaker: Partha Pratim Pande, Washington State University

The topics covered are:

1. Limitations of Existing 3D NoC Architectures
2. Incorporating Small-Worldness in 3D NoC
3. Architecture Optimization
4. Robustness Against Vertical Link Failures
5. Performance Evaluation

1215

The Hype, Myths, and Realities of Testing 3D ICs

Speaker: Krishnendu Chakrabarty, Duke University

The topics covered are:

1. Defects and Fault Modeling
2. Pre-Bond Testing
3. Post-Bond Testing
4. Test-flow Selection

M04

System Development and Verification Developing Next-Generation Embedded Systems: Functional Reactive Programming, Formal Verification, and Real-Time Virtual Resources

3B 0930 - 1300

Organiser: Albert M. K. Cheng, University of Houston, US

Presenter: Albert M. K. Cheng, University of Houston, Texas, US

Embedded systems are becoming increasingly complex and highly interconnected in cyber-physical systems, thus necessitating new paradigms for their design and implementation. Functional reactive programming (FRP) has several benefits over imperative programming for implementing embedded software, and can potentially transform the way we implement next-generation embedded systems. The first part of this tutorial introduces a framework for accurate response time analysis, scheduling, and verification of embedded controllers implemented as FRP programs. Real-time resource partitioning divides hardware resources into temporal partitions and allocates these partitions as virtual resources to application tasks. Open embedded systems make it easy to add and remove software applications as well as to increase resource utilization and reduce implementation cost when compared to systems which physically assign distinct computing resources to run different applications. The second part of this tutorial describes ways to maintain the schedulability of real-time tasks as if they were scheduled on dedicated physical resources.

- M04.1 Introduction to embedded/RT systems and Cyber-Physical Systems
- M04.2 Functional reactive programming (FRP) and its Response time analysis (Part 1)
- M04.3 Functional reactive programming (FRP) and its Response time analysis (Part 2)
- M04.4 Formal analysis & verification techniques based on Real-Time Logic (RTL)
- M04.5 Real-Time Virtual Resources (RTVR)

M05

Dependability From Data to Actions: Applications of Data Analytics in Semiconductor Manufacturing & Test

3C 0930 - 1300

Speakers: Haralampos-G. Stratigopoulos, Sorbonne Universités, UPMC Univ. Paris 6, CNRS, LIP6, FR

Yiorgos Makris, The University of Texas at Dallas, US

Throughout the design and production lifetime of an integrated circuit, a wealth of data is collected for ensuring its robust and reliable operation. Ranging from design-time simulations to process characterization monitors on first silicon, and from high-volume specification tests to diagnostic measurements on chips returned from the field, the information inherent in this data is invaluable. At the same time, the need for cost-effective solutions for various test-related tasks is becoming more pressing, especially in complex mixed-signal SoCs. As a result, using data analytics methods to mine this information and identify meaningful correlations has seen intense interest and numerous breakthroughs have been made during the last decade. This tutorial seeks to elucidate the utility of data analytics in semiconductor manufacturing and test. Relevant concepts from data analytics theory will be introduced and agglomerated with current practice, showcasing their effectiveness on actual case studies with industrial data.

- M05.1 Introduction and Motivation
- M05.2 Machine Learning-based Test
- M05.3 Adaptive Test
- M05.5 Spatial & Spatiotemporal Correlation Modeling
- M05.6 Process Monitoring, Yield Forecasting & Fab Attestation
- M05.7 Q&A

Nano-Tera.ch Next 1000x Gains: from Clouds to IoT Systems

4BC 1430 - 1800

Organiser: Subhasish Mitra, Stanford University, US

The computing demands of future applications far exceed the capabilities of today's electronics, and cannot be met by isolated improvements in transistor technologies, memories, or integrated circuit (IC) architectures alone. Transformative nanosystems, which leverage the unique properties of emerging nanotechnologies to create new IC architectures, are required to deliver unprecedented performance and energy efficiency. However, emerging nanomaterials and nanodevices face major obstacles such as inherent imperfections and variations. Thus, realizing working circuits, let alone transformative nanosystems, has been infeasible. This tutorial will present an overview of recent advances in nanosystems, from device technologies and design techniques all the way to new architectures, to overcome these challenges: (a) transistors using nanomaterials for high performance and energy efficiency, (b) high-density non-volatile memories, (c) Ultra-dense (e.g., monolithic) three-dimensional integration of logic and memory for fine-grained connectivity, and (d) new architectures for computation immersed in memory. Hardware prototypes, that represent leading examples of transforming scientifically-interesting nanomaterials and nanodevices into actual nanosystems, will also be discussed. Compared to conventional approaches, the presented approaches promise to improve the energy efficiency of future applications significantly, in the range of three orders of magnitude, thereby enabling new frontiers of applications for both the cloud as well as IoT systems.

Design Solutions Stochastic Computation: the Hypes and the Hopes

4A 1430 - 1800

Organisers: Jie Han, University of Alberta, CA
Marc Riedel, University of Minnesota, US

An early paper by Gaines in 1969 established the concept of stochastic computing. Initially, much of the interest in the topic was in the field of neural networks, where the concept is known as "pulsed" or "pulse-coded" computation. In fact, the general concept of stochastic computing dates back even earlier, to work by J. von Neumann in the 1950s. He applied probabilistic logic to the study of thresholding and multiplexing operations on bundles of wires with stochastic signals. As he eloquently states in the introduction to his seminal paper, "Our present treatment of error is unsatisfactory and ad hoc. ... Error is viewed (in this work), therefore, not as an extraneous and misdirected or misdirecting accident, but as an essential part of the process under consideration ..." We find this view, that randomness and noise are integral to computation, to be compelling in the modern era of nanoscale electronics.

The interest in stochastic computing has resurged in recent years. Although intriguing and promising, the paradigm is a proverbial hammer in want of a nail. The hammer: a method for synthesizing circuits that compute complex functions with remarkably simple logic. The nail: applications where simple logic matters. The paradigm suffers from high latency, and so was never compelling for high-performance, high-accuracy computation. However, in the context of novel electronic substrates, it is a potentially transformative approach. It provides high clock skew tolerance and significant reductions in dynamic power.

Different researchers have developed the idea from different angles, some focusing on reliability, others on area and power advantages. A particularly promising application is for novel forms of electronics. The design paradigm of computation on stochastic bit streams is potentially transformative, allowing complex functions to be implemented with very limited transistor counts. For instance, multiplication can be performed with a single AND gate. Complex functions such as exponentials and trigonometric functions can be computed with a handful of gates. Because the bit stream representation is uniform, with all bits weighted equally, circuits designed this way are highly tolerant of soft errors (i.e., bit flips). This tutorial will provide an overview of the current state of the art, a discussion of the advantages and disadvantages of the various design methodologies, and a summary of the applications. It will also discuss open problems and future research directions.

1430 - 1800 **Stochastic Computation: the Hypes and the Hopes**

This tutorial is aimed at a review of the current status, a discussion of the advantages and disadvantages, and an attempt to identify some important questions that are to be addressed for stochastic computation.

1430 **Introduction to Stochastic Computation: Background, History, and Underlying Theory**

Speakers: Marc Riedel and Jie Han

1515 **Stochastic Computational Models for Reliability Evaluation, Biological and Neural Networks**

Speaker: Jie Han

1630 **A General Synthesis methodology and a Deterministic Approach to "Stochastic Computing"**

Speaker: Marc Riedel

1715 **Applications: Skew Tolerance, Low Power and Novel Substrates**

Speakers: Marc Riedel and Jie Han

M08

**Emerging Technologies
Is energy wearable?**

3A 1430 - 1800

Organiser: Davide Quaglia, University of Verona, IT

Wearable technology will provide personal objects with computational, sensing and communication functions to improve our life. Power consumption is the limiting factor of such systems and energy harvesting seems a possible solution. This tutorial addresses the design and simulation of wearable devices by showing how optimally generate, store, convert and distribute the energy available in the system. The presentations will be accompanied by examples taken from actual case studies. A demo with an actual wearable platform that processes data from different sensors (i.e., microphone, camera, accelerometer, etc.) and supplied by human body energy (light/thermal/kinetic) will be presented.

1430 - 1904 **Session 1**

Chair: Michele Magno, ETH Zurich, CH

1430 **Introduction to wearable devices: system architectures and design challenges**

Speaker: Davide Quaglia, University of Verona, IT

1500 **The energy path in wearable devices: generation, conversion, storage and distribution of energy. Concepts, non-idealities, misconceptions and design guidelines**

Speaker: Massimo Poncino, Politecnico di Torino, IT

1630 - 1904 **Session 2**

Chair: Davide Quaglia, University of Verona, IT

1630 **Designing wearable devices: energy harvesting technologies techniques, power management and energy neutral systems, trends for future wearable devices**

Speaker: Michele Magno, ETH Zurich, CH

1730 **Modeling and simulation techniques for wearable devices**

Speaker: Davide Quaglia, University of Verona, IT

M09

System Development and Verification An Industry Approach to FPGA and SOC System Development and Verification

3B 1430 - 1800

Speakers: John Zhao, MathWorks, US
Stefano Olivieri, MathWorks Academia Group, US

MATLAB and Simulink provide a rich environment for embedded-system development, with libraries of proven, specialized algorithms ready to use for specific applications. The environment enables a model-based design workflow for fast prototyping and implementation of the algorithms on heterogeneous embedded targets, such as MPSoC. A system-level design approach enables architectural exploration and partitioning, as well as coordination between SW and HW development workflows. Functional verification throughout the design process improves coverage and test-case generation while reducing the time and resources required.

In this set of tutorial sessions, you will learn

- How to implement an application that leverages the FPGA and ARM core of a Zynq SOC
- The flexibility and diversity of the approach through examples that include prototyping a motor control algorithm and a video-processing algorithm
- A HW/SW co-design workflow that combines system level design and simulation with automatic code generation
- Successful use of the HW/SW co-design workflow in commercial development
- Functional verification using MATLAB and Simulink in a SystemVerilog workflow illustrated by a detailed example

1430

Rapidly Implementing MATLAB and Simulink Algorithms on FPGA

Organiser: John Zhao, MathWorks, US

1630

A Hardware/Software Co-Design Approach for MPSoC

Organiser: John Zhao, MathWorks, US

1715

Connecting Simulink With SystemVerilog for Easy Functional Verification

Organiser: Stefano Olivieri, MathWorks Academia Group, US

M10

Dependability Reliable VLSI Systems

3C 1430 - 1800

Organisers: Marilyn Wolf, Georgia Tech, US
Joerg Henkel, Karlsruher Institut für Technologie (KIT), DE
Norbert Wehn, TU Kaiserslautern, DE

Reliability is a key concern for many growing semiconductor markets, including automotive, medical, and industrial IoT. Consumer electronics markets have traditionally had low reliability requirements due to the high turnover of products. Chips built for these emerging markets must operate at high levels of confidence and must provide long lifetimes. This tutorial will give a holistic view of reliability, including physical effects, system-level models, and applications. The speakers will discuss reliability models and their influence on system design; DRAM and wireless communication systems; and statistical modeling of thermal behavior.

1430

Reliability of On-chip Systems in the Nano-CMOS Era

Organiser: Jörg Henkel, Karlsruhe Institute of Technology, DE

1545

Dependability Issues in Memories: DRAM Subsystems and Wireless Communication Systems

Organiser: Norbert Wehn, TU Kaiserslautern, DE

1700

System-Level Thermal Modeling and Optimization

Organiser: Marilyn Wolf, Georgia Institute of Technology, US

MAIN

CONFERENCE

28 — 30 MARCH, 2017

DATE17

MARCH 27 — 31, 2017, LAUSANNE, SWITZERLAND

MON

TUE

WED

THU

FRI

1.1

Opening Session: Plenary, Awards Ceremony & Keynote Addresses

Tuesday, March 28, 2017

0830 – 1030

SwissTech, Auditorium A

Chair: David Atienza, EPFL, CH

Co-Chair: Giorgio Di Natale, LIRMM, FR

0830

Welcome Addresses

David Atienza

DATE 2017 General Chair, EPFL, CH

Giorgio Di Natale

DATE 2017 Programme Chair, LIRMM, FR

0845

Presentation of distinguished awards

EDAA Achievement Award 2017

(C. L. David Liu)

EDAA Outstanding Dissertations Award 2016

DATE Fellow Awards

(Luca Fanucci, University of Pisa, IT and Jürgen Haase, edacentrum, DE)

IEEE Fellow Awards

(Cristina Silvano, Politecnico di Milano, IT

Alex Yakovlev, Newcastle University, GB

Valeria Bertacco, University of Michigan, US

Todd Austin, University of Michigan, US)

IEEE CEDA Outstanding Service Contribution Award 2016 and IEEE CS TTTC Outstanding Contribution Award

(Luca Fanucci, University of Pisa, IT)

0915

Keynote Addresses

0915

1.1.1 Keynote Address: Design Automation in the Era of AI and IoT: Challenges and Pitfalls

Arvind Krishna, IBM Research, US

0945

1.1.2 Keynote Address: A New Era of Hardware Microservices in the Cloud

Doug Burger, Microsoft Research, US

1030

Coffee Break in the Exhibition Area

2.1

Executive Panel: The Electronics Innovation Landscape: Opportunities, Challenges and Strategies

Auditorium A 1130 - 1300

Chair: Alberto Sangiovanni-Vincentelli, UCB, US

From autonomous driving to big data, from machine learning to cyber-physical systems, from robotics to the internet of everything, from brain-machine interfaces to the human intranet, innovation is moving at a pace that has never been seen before. To face the large investments and increasing global competition, mergers and acquisitions have sped up in all areas including the semiconductor industry that has been possibly the most decisive enabling factors of these disruptive technologies. The panel will address what are the structural factors to sustain innovations and what are the strategies that some of important actors in the industrial and research sector are embracing. The panel will also address the opportunities and difficulties of the different regions of the world in the changing social and economic landscape. The panel will begin with an introductory presentation about the state of technology and innovations in the areas outlined above. Then executives from IBM, ST Microelectronics and Leti will address the problems to face and the strategies to embrace in a challenging competitive landscape.

Panelists:

Arvind Krishna, Senior Vice President, Hybrid Cloud and Director, IBM Research, US
Marie-Noëlle Semeria, CEO, CEA/Leti, FR
Benedetto Vigna, EVP & GM, Analog & MEMS Group, STMicroelectronics, IT

1300

Lunch Break in Garden Foyer

2.2

Stochastic, Approximate and Neural Computing

4BC 1130 - 1300

Chair: Lukas Sekanina, Brno University of Technology, CZ

Co-Chair: Andy Tyrrell, University of York, GB

Stochastic and approximate computing is an approach developed to improve energy efficiency of computer hardware. First paper presents a framework for quantifying and managing accuracy in stochastic circuits design. Second paper deals with a new approximate multiplier design. Energy efficient hybrid stochastic-binary neural-networks are proposed in the third paper. The last paper addresses a new retraining method improving fault tolerance in RRAM crossbars.

1130

Framework for Quantifying and Managing Accuracy in Stochastic Circuit Design

Speaker: Florian Neugebauer, University of Passau, DE
Authors: Florian Neugebauer¹, Ilia Polian¹ and John Hayes²
¹University of Passau, DE; ²University of Michigan, US

1200

Energy-Efficient Approximate Multiplier Design using Bit Significance-Driven Logic Compression

Speaker: Issa Qiqieh, School of Electrical and Electronic Engineering, Newcastle University, GB
Authors: Issa Qiqieh, Rishad Shafik, Ghaith Tarawneh, Danil Sokolov and Alex Yakovlev, Newcastle University, GB

1230

Energy-Efficient Hybrid Stochastic-Binary Neural Networks for Near-Sensor Computing

Speaker: Vincent Lee, University of Washington, US
Authors: Vincent Lee¹, Armin Alaghi¹, John Hayes², Visvesh Sathe¹ and Luis Ceze¹
¹University of Washington, US; ²University of Michigan, US

1245

Accelerator-friendly Neural-network Training: Learning Variations and Defects in RRAM Crossbar

Speaker: Li Jiang, Shanghai Jiao Tong University, CN
Authors: Lerong Chen¹, Jiawen Li¹, Yiran Chen², Qiuping Deng³, Jiyuan Shen¹, Xiaoyao Liang¹ and Li Jiang⁴
¹Shanghai Jiao Tong University, CN; ²University of Pittsburgh, US; ³Lynmax Research, CN; ⁴Department of Computer Science and Engineering, Shanghai Jiao Tong University, CN

IPs **IP1-1, IP1-2, IP1-3**

1300 Lunch Break in Garden Foyer

2.3 Cache memory management for performance and reliability

2BC 1130 - 1300

Chair: Dionisios Pnevmatikatos, Technical University of Crete, GR**Co-Chair:** Cristina Silvano, Politecnico di Milano, IT

Cache memory design optimizations and management can have a significant effect on cost, performance, and reliability. The first paper proposes an asymmetric cache management policy for GPGPUs with hybrid main memories that significantly improve performance for memory intensive workloads. The second paper targets the optimization of the bank placement in GPUs' last level cache, with the goal of maximizing the performance of the GPU's on-chip network. The third paper proposes a methodology for jointly analyzing all the cache level configurations to determine and minimize the susceptibility of the caches to soft errors

1130 Shared Last-level Cache Management for GPGPUs with Hybrid Main Memory

Speaker: Lei Ju, Shandong University, CN

Authors: Guan Wang, Xiaojun Cai, Lei Ju, Chuanqi Zang, Mengying Zhao and Zhiping Jia, Shandong University, CN

1200 Effective Cache Bank Placement for GPUs

Speaker: Mohammad Sadrosadati, Sharif University of Technology, IR

Authors: Mohammad Sadrosadati¹, Amirhossein Mirhosseini², Shahin Roozkhosh¹, Hazer Bakhishi¹ and Hamid Sarbazi-Azad¹¹Sharif University of Technology, IR; ²University of Michigan, US**1230 Soft Error-Aware Architectural Exploration for Designing Reliability Adaptive Cache Hierarchies in Multi-Cores**

Speaker: Semeen Rehman, TU Dresden, DE

Authors: Arun Subramanian¹, Semeen Rehman², Muhammad Shafique³, Akash Kumar⁴ and Joerg Henkel⁵¹EECS, University of Michigan-Ann Arbor, US; ²TU Dresden, DE; ³Vienna University of Technology (TU Wien), AT; ⁴Technische Universitaet Dresden, DE; ⁵KIT, DEIPs **IP1-4**

1300 Lunch Break in Garden Foyer

2.4 Performance and Power Analysis

3A 1130 - 1300

Chair: Gianluca Palermo, Politecnico di Milano, IT**Co-Chair:** Ingo Sander, KTH Royal Institute of Technology, SE

Early performance and power estimation is critical for computer system design. This session covers novel analytical and semi-analytical approaches for fast and accurate modeling of different system components, including GPUs, DRAMs and caches.

1130 GATSim: Abstract Timing Simulation of GPUs

Speaker: Andreas Gerstlauer, The University of Texas at Austin, US

Authors: Kishore Punniyamurthy, Behzad Boroujerdian and Andreas Gerstlauer, The University of Texas at Austin, US

1200 MeSAP: A fast analytic power model for DRAM memories

Speaker: Sandeep Poddar, IBM Research, The Netherlands, NL

Authors: Sandeep Poddar¹, Rik Jongerius¹, Leandro Fiorin¹, Giovanni Mariani¹, Gero Dittmann², Andreea Anghel² and Henk Corporaal³¹IBM Research, NL; ²IBM Research, CH; ³TU/e (Eindhoven University of Technology), NL

1230

AFEC: An Analytical Framework for Evaluating Cache Performance in Out-of-Order Processors

Speaker: Kecheng Ji, Southeast University, CN
 Authors: Kecheng Ji¹, Ming Ling¹, Qin Wang¹, Longxing Shi¹ and Jianping Pan²
¹Southeast University, CN; ²University of Victoria, CA

IPs

IP1-5

1300

Lunch Break in Garden Foyer

2.5

Reliability and Energy-Efficiency: Two Pillars of NoC Design

3C 1130 - 1300

Chair: Sebastien Le Beux, Ecole Central du Lyon, FR
Co-Chair: Tushar Krishna, Georgia Institute of Technology, US

This session addresses challenges related to energy efficiency and reliability of NoCs. The first paper proposes an analytical approach to evaluate the reliability of adaptive routing algorithms. In the second paper, an online monitoring and routing approach is proposed to address the aging-related degradation in electrical NoC. Finally, the third paper shows how to use network traffic-aware spatial parallelism to improve the energy efficiency of the Epiphany SoC.

1130

Reliability Assessment of Fault Tolerant Routing Algorithms in Networks-on-Chip: An Analytic Approach

Speaker: Sadia Moriam, Technische Universitaet Dresden, DE
 Authors: Sadia Moriam¹ and Gerhard Fettweis²
¹Technische Universität Dresden, DE; ²TU Dresden, DE

1200

Online Monitoring and Adaptive Routing for Aging Mitigation in NoCs

Speaker: Nader Bagherzadeh, University of California, Irvine, US
 Authors: Zana Ghaderi, Ayed Alqahtani and Nader Bagherzadeh, University of California, Irvine, US

1230

eBSP: Managing NoC Traffic for BSP workloads on the 16-core Adapteva Epiphany-III Processor

Speaker: Siddhartha Siddhartha, Nanyang Technological University, SG
 Authors: Siddhartha Siddhartha¹ and Nachiket Kapre²
¹Nanyang Technological University, SG; ²University of Waterloo, CA

1300

Lunch Break in Garden Foyer

2.6

Advancing Test for Mixed-Signal and Microfluidic Circuits and Systems

5A 1130 - 1300

Chair: Andre Ivanov, Univ. BC, CA
Co-Chair: Marie-Minerve Louerat, Univ. Pierre et Marie Curie, FR

Papers in this session discuss latest advances and methodologies for test, including the application of machine learning and sensitivity analysis to mixed-signal circuits, and also presents novel solutions to the test of microfluidic systems.

1130

On the limits of machine learning-based test: a calibrated mixed-signal system case study

Speaker: Manuel Barragan, TIMA Laboratory, FR
 Authors: Manuel Barragan¹, Gildas Leger², Antonio Gines³, Eduardo Peralias⁴ and Adoracion Rueda³
¹TIMA Laboratory, FR; ²Instituto de Microelectronica de Sevilla, IMSE-CNM, (CSIC - Universidad de Sevilla), ES; ³Instituto de Microelectronica de Sevilla, IMSE-CNM, (CSIC-Universidad de Sevilla), ES; ⁴Instituto de Microelectronica de Sevilla, IMSE-CNM, (CISC-Universidad de Sevilla), ES

1200 **An Extension of Crohn's Sensitivity Theorem to Mismatch Analysis of 1-Port Resistor Networks**

Speaker: Sebastien Cliquennois, ST Microelectronics, FR
 Author: Sebastien Cliquennois, ST Microelectronics, FR

1230 **Testing Microfluidic Fully Programmable Valve Arrays (FPVAs)**

Speaker: Chunfeng Liu, Technical University of Munich, DE
 Authors: Chunfeng Liu¹, Bing Li², Bhargab B. Bhattacharya³, Krishnendu Chakrabarty⁴, Tsung-Yi Ho⁵ and Ulf Schlichtmann⁶
¹Technical University of Munich (TUM), DE; ²TU München (TUM), DE; ³Indian Statistical Institute, IN; ⁴Duke University, US; ⁵National Tsing Hua University, TW; ⁶TU München, DE

IPs **IP1-6, IP1-7**

1300 Lunch Break in Garden Foyer

2.7 **EU Project Special Session: from Secure Clouds to reliable and variable HPC**

3B 1130 - 1300

Chair: Lorena Anghel, TIMA Laboratory, FR

Covering the major topics presented in DATE, the European Projects presented in this session show lessons learned, best practices, scientific methods and evaluation platforms, successful strategies and roadmaps solving research and industry concerns in Europe.

1130 **HARPA: Tackling Physically Induced Performance Variability**

Speaker: Dimitrios Soudris, ICCS, GR
 Authors: Nikolaos Zompakis¹ and Dimitrios Soudris²
¹ICCS/NTUA, GR; ²NTUA, GR

1200 **Dynamic Software Randomisation: Lessons Learned From an Aerospace Case Study**

Speaker: Leonidas Kosmidis, Barcelona Supercomputing Center and Universitat Politècnica de Catalunya, ES
 Authors: Leonidas Kosmidis¹, Jaume Abella² and Francisco Cazorla³
¹Barcelona Supercomputing Center and Universitat Politècnica de Catalunya, ES; ²Barcelona Supercomputing Center (BSC-CNS), ES; ³Barcelona Supercomputing Center and IIIA-CSIC, ES

1215 **READEX: Linking Two Ends of the Computing Continuum to Improve Energy-efficiency in Dynamic Applications**

Speaker: Per Gunnar Kjeldsberg, Norwegian University of Science and Technology, NO
 Authors: Per Gunnar Kjeldsberg¹, Andreas Gocht², Michael Gerndt³, Riha Lubomir⁴, Joseph Schuchart⁵ and Umbreen Sabir Mian²
¹Norwegian University of Science and Technology, NO; ²Technische Universität Dresden, DE; ³Technische Universität München, DE; ⁴IT⁴Innovations, Ostrava, CZ; ⁵Universität Stuttgart, DE

1230 **BASTION: Board and SoC Test Instrumentation for Ageing and No Failure Found**

Speaker: Matteo Sonza, Reorda, IT
 Authors: Erik Larsson¹, Matteo Sonza Reorda², Maksim Jenihhin³, Jaan Raik⁴, Hans Kerkhoff⁵, Rene Krenz-Baath⁶ and Piet Engelke⁷
¹Lund University, SE; ²Politecnico di Torino - DAUIN, IT; ³Tallinn University of Technology, EE; ⁴Tallinn university of Technology, EE; ⁵University of Twente / CTIT-TDT, NL; ⁶Hochschule Hamm-Lippstadt University of applied Sciences, DE; ⁷Infineon Technologies AG, DE

1245 **RETHINK big: European Roadmap for Hardware and Networking Optimizations for Big Data**

Speaker: Osman Unsal, Barcelona Supercomputing Center, ES
 Authors: Gina Alioto¹ and Paul Carpenter²
¹Barcelona Supercomputing Center, ES; ²BSC, ES

IPs **IP1-8, IP1-9, IP1-10, IP1-11**

1300 Lunch Break in Garden Foyer

2.8a Smart Medical Devices, Part 1

Exhibition Theatre 1130 - 1230

Organiser: Patrick Mayor, EPFL, CH

See Page 108

1300 Lunch Break in Garden Foyer

2.8b Smart Medical Devices, Part 2

Exhibition Theatre 1230 - 1300

Organiser: John Zhao, MathWorks, US

See Page 108

1300 Lunch Break in Garden Foyer

3.0 LUNCH TIME KEYNOTE SESSION:

Garden Foyer 1350 - 1420

Chair: David Atienza, EPFL, CH

See Page 8

1350 **Precision Medicine: Where Engineering and Life Science meet**

Speaker and Author: Giovanni De Micheli, École Polytechnique Fédérale de Lausanne (EPFL), CH

1430 Session 3

3.1 IT&A Session: Parallel Ultra-Low-Power Computing for the IoT: Applications, Platforms, Circuits

5BC 1430 - 1600

Organisers: Luca Benini, ETHZ, CH

Davide Rossi, University of Bologna, IT

Chair: Luca Benini, ETHZ, CH

Co-Chair: Davide Rossi, University of Bologna, IT

This special session will give a deep dive into Ultra-low power computing for Internet-of-Things applications, starting from leading-edge MCU-based commercial solutions, moving to next generation highly-parallel ULP architectures based on open-source hardware & software, fast-forwarding to advanced research solutions based new models of computations

1430 **Better than Worst Case Signoff Strategies for Low Power IoT Devices**

Speaker: Jose Pineda de Gyvez, NXP Semiconductors, NL

Authors: Jose Pineda and Hamed Fatemi, NXP Semiconductors, NL

1500 **GAP: an Open-source PULP-RiscV platform for Near-sensor Analytics**

Speaker and Author: Eric Flamand, GreenWaves Technologies, FR

1530 **Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing**

Speaker and Author: Massimo Alioto, National University of Singapore, SG

1600 Coffee Break in Exhibition Area

3.2

Hot Topic Session: New Benchmarking Vectors for Emerging Devices, Circuits, and Architectures: Energy, Delay, and ... Accuracy

4BC 1430 - 1600

Organizers: Xiaobo Sharon Hu and Michael Niemier, University of Notre Dame, US**Chair:** Xiaobo Sharon Hu, University of Notre Dame, US**Co-Chair:** Pierre-Emmanuel Gaillardon, The University of Utah at Salt Lake City, US

There is ever-growing interest in alternative computational models (e.g., neural networks, etc.), as well as how emerging technologies can best be exploited to address application-level needs. This hot topic session addresses the above issues from the perspective of benchmarking. It considers the impact of emerging devices, circuits, and architectures at the application level in the context of new metrics and benchmarking methodologies being developed via the Semiconductor Research Corporation (SRC). Subsequent presentations highlight benchmarking and design space exploration efforts that consider application-level energy and performance in the context of computational accuracy. They also highlight infrastructure that can be used to compare different devices, circuits, and architectures that ultimately address the same information processing task.

1430

Beyond-CMOS Non-Boolean Logic Benchmarking: Insights and Future Directions**Speaker:** Azad Naeemi, Georgia Institute of Technology, US**Authors:** Chenyun Pan and Azad Naeemi, Georgia Institute of Technology, US

1500

Understanding the Design of IBM Neurosynaptic System and Its Tradeoffs: A User Perspective**Speaker:** Yiran Chen, Duke University, US**Authors:** Hsin-Pai Cheng, Wei Wen, Chunpeng Wu, Sicheng Li, Hai (Helen) Li and Yiran Chen, University of Pittsburgh, US

1530

Cellular Neural Network Friendly Convolutional Neural Networks - CNNs with CNNs**Speaker:** Michael Niemier, University of Notre Dame, US**Authors:** András Horváth¹, Michael Hillmer², Qiuwen Lou², X, Sharon Hu² and Michael Niemier²¹Pázmány Péter Catholic University, HU; ²University of Notre Dame, US

1600

Coffee Break in Exhibition Area

3.3

Hardware Trojans and Fault Attacks

2BC 1430 - 1600

Chair: Ilia Polian, University of Passau, DE**Co-Chair:** Matthias Sauer, University of Freiburg, DE

This section focuses on two types of active attacks on system hardware modules: hardware Trojans (malicious modifications) and fault-injections into cryptographic modules. The papers cover Trojans that target coherence protocols in memory caches; Trojan detection based on measurement of path delays; detection of malware using machine learning; and fault attacks on the cryptographic hash function SHA-3.

1430

Algebraic Fault Analysis of SHA-3**Speaker:** Pei Luo, Northeastern University, US**Authors:** Pei Luo, Konstantinos Athanasiou, Yunsu Fei and Thomas Wahl, Northeastern University, US

1500

Evaluating Coherence-exploiting Hardware Trojan**Speaker:** Minsu Kim, Korea University, KR**Authors:** Minsu Kim¹, Sunhee Kong¹, Boeui Hong¹, Lei Xu², Weidong Shi² and Taewon Suh¹¹Korea University, KR; ²University of Houston, US

- 1530 **Hardware Trojan Detection Based on Correlated Path Delays in Defiance of Variations with Spatial Correlations**
 Speaker: Fatma Nur Esirci, Gebze Technical University, TR
 Authors: Fatma Nur Esirci and Alp Arslan Bayrakci, Gebze Technical University, TR
- 1545 **Malware Detection using Machine Learning Based Analysis of Virtual Memory Access Patterns**
 Speaker: Zhixing Xu, Princeton University, US
 Authors: Zhixing Xu¹, Sayak Ray², Pramod Subramanyan¹ and Sharad Malik¹
¹Princeton University, US; ²Intel corp, US
- IPs **IP1-12**
- 1600 Coffee Break in Exhibition Area

3.4

Guardbanding and Approximation

3A 1430 - 1600

Chair: Michael Glass, Ulm University, DE
Co-Chair: Yuko Hara-Azumi, Tokyo Institute of Technology, JP

This session starts with a guardbanding-based approach that uses cell libraries designed and classified for different temperature ranges for improving circuit timing as well as lifetime. This is followed by several approximate computation techniques that optimize the energy consumption of the circuits. The second paper in the session compares the use of approximate arithmetic components (adders, multipliers) with truncation and rounding techniques to diminish the bit-width of the units. The third work proposes a source-to-source transformation to optimize the energy-accuracy tradeoff. This session concludes with two IP presentations on approximate errors symbolic system synthesis.

- 1430 **Optimizing Temperature Guardbands**
 Speaker: Hussam Amrouch, Karlsruhe Institute of Technology (KIT), DE
 Authors: Hussam Amrouch¹, Behnam Khaleghi² and Joerg Henkel³
¹Karlsruhe Institute of Technology, DE; ²Sharif University of Technology, IR; ³KIT, DE
- 1500 **The Hidden Cost of Functional Approximation Against Careful Data Sizing: A Case Study**
 Speaker: Benjamin Barrois, University of Rennes¹ / IRISA, FR
 Authors: Benjamin Barrois¹, Olivier Sentieys² and Daniel Menard³
¹University of Rennes - INRIA, FR; ²INRIA, FR; ³INSA Rennes, FR
- 1530 **High-Level Synthesis of Approximate Hardware under Joint Precision and Voltage Scaling**
 Speaker: Seogoo Lee, The University of Texas at Austin, US
 Authors: Seogoo Lee¹, Lizy John² and Andreas Gerstlauer¹
¹The University of Texas at Austin, US; ²UT Austin, US
- IPs **IP1-13, IP1-14, IP1-15**
- 1600 Coffee Break in Exhibition Area

3.5

Low-power brain inspired computing for embedded systems

3C 1430 - 1600

Chair: Johanna Sepulveda, TU Munich, DE
Co-Chair: Andrea Bartolini, Università di Bologna - ETH Zurich, IT

Neural Networks are promising techniques for bringing brain inspired computing into embedded platforms. Energy efficiency is a primary concern in these computing domain. This track combines low power design techniques such as approximate computing and compression with state-of-the-art hardware architectures.

- 1430 Approximate Computing for Spiking Neural Networks**
 Speaker: Sanchari Sen, Purdue University, US
 Authors: Sanchari Sen, Swagath Venkataramani and Anand Raghunathan, Purdue University, US
- 1500 Adaptive Weight Compression for Memory-Efficient Neural Networks**
 Speaker: Jong Hwan Ko, Georgia Institute of Technology, US
 Authors: Jong Hwan Ko, Duckhwan Kim, Taesik Na, Jaeha Kung and Saibal Mukhopadhyay, Georgia Institute of Technology, US
- 1530 Real-time Anomaly Detection for Streaming Data using Burst Code on a Neurosynaptic Processor**
 Speaker: Qinru Qiu, Syracuse University, US
 Authors: Qiuwen Chen and Qinru Qiu, Syracuse University, US
- 1545 Fast, Low Power Evaluation of Elementary Functions Using Radial Basis Function Networks**
 Speaker: Parami Wijesinghe, Purdue University, US
 Authors: Parami Wijesinghe, Chamika Liyanagedera and Kaushik Roy, Purdue University, US
- 1600 Coffee Break in Exhibition Area**

3.6 Mechanisms for hardware fault testing, recovery and metastability management

5A 1430 - 1600

Chair: Jaume Abella, Barcelona Supercomputing Center (BSC), ES
Co-Chair: Maria K. Michael, University of Cyprus, CY

Papers in this session provide new solutions for dealing with hardware faults and metastability issues, including testing and diagnosing mechanisms for NoCs, fault recovery approaches for 3D ICs, and containment solutions for metastability in sorting networks

- 1430 Charka: A Reliability-Aware Test Scheme for Diagnosis of Channel Shorts Beyond Mesh NoCs**
 Speaker: Santosh Biswas, IIT Guwahati, IN
 Authors: Biswajit Bhowmik¹, Jatindra Kumar Dekka¹ and Santosh Biswas²
¹IIT Guwahati, IN; ²IT GUWAHATI, IN
- 1500 Recovery-aware Proactive TSV Repair for Electromigration in 3D ICs**
 Speaker: Shengcheng Wang, Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology (KIT), DE
 Authors: Shengcheng Wang¹, Hengyang Zhao², Sheldon Tan³ and Mehdi Tahoori¹
¹Karlsruhe Institute of Technology, DE; ²University of California, Riverside, US; ³University of California at Riverside, US
- 1530 Near-Optimal Metastability-Containing Sorting Networks**
 Speaker: Moti Medina, MPI for Informatics, DE
 Authors: Johannes Bund¹, Christoph Lenzen² and Moti Medina²
¹Saarland University, DE; ²MPI-INF, DE
- IPs IP1-16, IP1-17**
- 1600 Coffee Break in Exhibition Area**

3.7

Scheduling and Optimization

3B 1430 - 1600

Chair: Rolf Ernst, TU Braunschweig, DE

Co-Chair: Kai Lampka, Uppsala University, SE

This session focuses on methods to optimize the design of real-time embedded systems. The first two presentations cover priority assignment and task partitioning for scheduling on multi-core systems. The last long presentation and interactive presentations focus on architectural and OS considerations.

1430

The Concept of Unschedulability Core for Optimizing Priority Assignment in Real-Time Systems

Speaker: Yecheng Zhao, Virginia Polytechnic Institute and State University, US

Authors: Yecheng Zhao and Haibo Zeng, Virginia Tech, US

1500

Utilization Difference Based Partitioned Scheduling of Mixed-Criticality Systems

Speaker: Saravanan Ramanathan, Nanyang Technological University, SG

Authors: Saravanan Ramanathan and Arvind Easwaran, Nanyang Technological University, SG

1530

Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches

Speaker: Leo Hatvani, Technische Universiteit Eindhoven, NL

Authors: Leo Hatvani¹, Reinder J. Bril¹ and Sebastian Altmeyer²

¹Technische Universiteit Eindhoven (TU/e), NL; ²University of Amsterdam (UvA), NL

IPs

IP1-18, IP1-19

1600

Coffee Break in Exhibition Area

3.8

Addressing Challenges in Today's Datacenter Systems' Design

Exhibition Theatre 1430 - 1600

Organiser: Ousmane Diallo, EPFL, CH

See Page 108

1600

Coffee Break in Exhibition Area

3.9

A tribute to Ralph Otten

Auditorium A 1430 - 1600

Organiser: Giovanni De Micheli, EPFL, CH

Chair: Michael Burstein, CEO Billy.com, CA

Co-Chair: Giovanni De Micheli, EPFL, CH

World renowned leaders in Physical Design will talk about accomplishments in this field over the last four decades, as a tribute to Ralph Otten, pioneer of this field and prematurely died in an accident.

1430

Chip Design – Physical and Philosophical

Speaker and Author: Dave Liu, NTHU, TW

1445

Automatic Floorplan Design

Speaker and Author: Martin Wong, University of Illinois at Urbana Champaign, US

1500

The Evolution of Floorplanning

Speaker and Author: Antun Domic, Synopsys, US

1515

From silicon compiler to physical synthesis: Ralph Otten's contributions to EDA

Speaker and Author: Patrick Groeneweld, Synopsys, US

- 1530 **Dealing with Exploding Design Rule Numbers and Complexity**
Speaker and Author: Raul Camposano, Sage Design Automation, US
- 1545 **In memoriam of Ralph Otten: breaking down the complexity of layout design under Moore's Law**
Speaker and Author: Jochen Jess, Eindhoven University of Technology, NL
- 1600 Coffee Break in Exhibition Area

IP1

Interactive Presentations

IP sessions (in front of rooms 4A and 5A) 1600 - 1630

Interactive Presentations run simultaneously during a 30-minute slot. A poster associated to the IP paper is on display throughout the afternoon. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation. At the end of each afternoon Interactive Presentations session the award 'Best IP of the Day' is given.

- IP1-1 **Structural Design Optimization for Deep Convolutional Neural Networks using Stochastic Computing**
Speaker: Yanzhi Wang, Syracuse University, US
Authors: Zhe Li¹, Ao Ren¹, Ji Li², Qinru Qiu¹, Bo Yuan³, Jeffrey Draper² and Yanzhi Wang¹
¹Syracuse University, US; ²University of Southern California, US; ³City University of New York, City College, US
- IP1-2 **ApproxQA: A Unified Quality Assurance Framework for Approximate Computing**
Speaker: Ting Wang, The Chinese University of Hong Kong, HK
Authors: Ting Wang, Qian Zhang and Qiang Xu, The Chinese University of Hong Kong, HK
- IP1-3 **EvoApprox8b: Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods**
Speaker: Lukas Sekanina, Brno University of Technology, CZ
Authors: Vojtech Mrazek, Radek Hrbacek, Zdenek Vasicek and Lukas Sekanina, Brno University of Technology, CZ
- IP1-4 **Droop Mitigating Last Level Cache Architecture for STTRAM**
Speaker: Swaroop Ghosh, Pennsylvania State University, US
Authors: Radha Krishna Aluru¹ and Swaroop Ghosh²
¹University of South Florida, US; ²Pennsylvania State University, US
- IP1-5 **Modeling Instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation**
Speaker: Omayma Matoussi, Grenoble INP, TIMA laboratory, FR
Authors: Omayma Matoussi¹ and Frédéric Pétrot²
¹TIMA Laboratory at Grenoble, FR; ²TIMA Laboratory, Grenoble Institute of Technology, FR
- IP1-6 **Analog Fault Testing Through Abstraction**
Speaker: Enrico Fraccaroli, Università degli Studi di Verona, IT
Authors: Enrico Fraccaroli and Franco Fummi, Università degli Studi di Verona, IT
- IP1-7 **BISCC: Efficient Pre Through Post Silicon Validation of Mixed-Signal/RF Systems Using Built In State Consistency Checking**
Speaker: Abhijit Chatterjee, Georgia Institute of Technology, US
Authors: Sabyasachi Deyati¹, Barry Muldrey¹ and Abhijit Chatterjee²
¹Georgia Institute of Technology, US; ²Georgia Tech, US
- IP1-8 **Computing with Nano-Crossbar Arrays: Logic Synthesis and Fault Tolerance**
Speaker: Mustafa Altun, Istanbul Technical University, TR
Authors: Mustafa Altun¹, Valentina Ciriani² and Mehdi Tahoori³
¹Istanbul Technical University, TR; ²University of Milan, IT; ³Karlsruhe Institute of Technology, DE
- IP1-9 **SecureCloud: Secure Big Data Processing in Untrusted Clouds**
Speaker and Author: Rafael Pires, University of Neuchâtel, CH

- IP1-10 WCET-Aware Parallelization of Model-Based Applications for Multi-Cores: the ARGO Approach**
Speaker: Steven Derrien, Université de Rennes¹, FR
Authors: Steven Derrien¹ and Isabelle Puaut²
¹sderrien, FR; ²University of Rennes¹ / IRISA, FR
- IP1-11 Exploring the unknown through successive generations of low power and low resource versatile agents**
Speaker: Martin Andraud, TU Eindhoven, NL
Authors: Martin Andraud¹ and Marian Verhelst²
¹TU Eindhoven, NL; ²KU Leuven, BE
- IP1-12 Power Profiling of Microcontroller's Instruction Set for Run-time Hardware Trojans Detection without Golden Circuit Models**
Speaker: Falah Awwad, College of Engineering / Department of Electrical Engineering, UAE University, AE
Authors: Faïq Khalid Lodhi¹, Syed Rafay Hasan², Osman Hasan¹ and Falah Awwad³
¹School of Electrical Engineering and Computer Science National University of Sciences and Technology (NUST), PK; ²Department of Electrical and Computer Engineering, Tennessee Technological University, US; ³College of Engineering, United Arab Emirates University, AE
- IP1-13 Accounting for Systematic Errors in Approximate Computing**
Speaker: Martin Bruestel, Technical University Dresden, DE
Authors: Martin Bruestel¹ and Akash Kumar²
¹Technical University Dresden, DE; ²Technische Universität Dresden, DE
- IP1-14 Gaussian Mixture Error Estimation for Approximate Circuits**
Speaker: Amin Ghasemazar, The University of British Columbia, CA
Authors: Amin Ghasemazar and Mieszko Lis, University of British Columbia, CA
- IP1-15 Enhancing Symbolic System Synthesis through ASPmT with Partial Assignment Evaluation**
Speaker: Kai Neubauer, University of Rostock, DE
Authors: Kai Neubauer¹, Philipp Wanko², Torsten Schaub² and Christian Haubelt¹
¹University of Rostock, DE; ²University of Potsdam, DE
- IP1-16 3DFAR: A Three-Dimensional Fabric for Reliable Multicore Processors**
Speaker: Valeria Bertacco, University of Michigan, US
Authors: Javad Bagherzadeh and Valeria Bertacco, University of Michigan, US
- IP1-17 Evaluating Impact of Human Errors on the Availability of Data Storage Systems**
Speaker: Hossein Asadi, Sharif University of Technology, IR
Authors: Mostafa Kishani, Reza Eftekhari and Hossein Asadi, Sharif University of Technology, IR
- IP1-18 GPUguard: Towards Supporting a Predictable Execution Model for Heterogeneous SoC**
Speaker: Björn Forsberg, ETH Zürich, CH
Authors: Björn Forsberg¹, Andrea Marongiu² and Luca Benini³
¹ETH Zürich, CH; ²Swiss Federal Institute of Technology in Zurich (ETHZ), CH; ³Università di Bologna, IT
- IP1-19 A Non-Intrusive, Operating System Independent Spinlock Profiler for Embedded Multicore Systems**
Speaker: Lin Li, Infineon Technologies AG, DE
Authors: Lin Li¹, Philipp Wagner², Albrecht Mayer³, Thomas Wild² and Andreas Herkersdorf⁴
¹Infineon Technologies, DE; ²Technical University of Munich, DE; ³Infineon, DE; ⁴TU München, DE
- 1700 Session 4

4.1

IT&A Session: The Emergence of Silicon Photonics: From High Performance Computing to Data Centers and Quantum Computing

5BC 1700 - 1830

Organiser: Luca Carloni, Columbia University, US
Chair: Luca Carloni, Columbia University, US

Recent years have seen major progress in the design and manufacturing of silicon photonics devices. This session provides an overview of the potential that this emerging technology offers for three different types of system and discusses the most important challenges that remain to be addressed. The first talk shows how silicon photonics components can be used to realize energy-efficient high-bandwidth optical interconnection networks. The second talk presents which further advances in manufacturing, packages and testing are needed in order to realize silicon photonics based products for data centers. Finally, the last talk explains how the generation of optical quantum states on an integrated platform can enable future practical implementations of quantum information processing systems.

1700 **Energy-Performance Optimized Design of Silicon Photonic Interconnection Networks for High-Performance Computing**

Speaker: Keren Bergman, Columbia University, US

Authors: Meisam Bahadori¹, Sebastien Rumley¹, Robert Polster¹, Alexander Gazman¹, Matt Traverso², Mark Webster², Kaushik Patel² and Keren Bergman¹

¹Columbia University, US; ²Cisco System, US

1730 **Rapid Growth of IP Traffic Is Driving Adoption of Silicon Photonics in Data Centers**

Speaker and Author: Kaushik Patel, Cisco Systems, US

1800 **Generation of Complex Quantum States via Integrated Frequency Combs**

Speaker: Roberto Morandotti, INRS-EMT, CA

Authors: Christian Reimer¹, Michael Kues², Piotr Roztock¹, Benjamin Wetzel³, Brent E. Little⁴, Sai T. Chu⁵, Lucia Caspani⁶, David J. Moss⁷ and Roberto Morandotti¹

¹INRS-EMT, CA; ²INRS-EMT & University of Glasgow, CA; ³INRS-EMT & University of Sussex, CA; ⁴Xi'an Institute of Optics and Precision Mechanics, CN; ⁵City University of Hong Kong, CN; ⁶University of Strathclyde, GB; ⁷Swinburne University of Technology, AU

4.2

Logic, Interconnects, Neurons: New Realizations

4BC 1700 - 1830

Chair: Elena Gnani, University of Bologna, IT

Co-Chair: Aida Todri-Sanial, CNRS-LIRMM, FR

This session covers papers showing new approaches to realize optimized logic circuit using silicon nanowire reconfigurable transistors; intra- and inter-core optoelectronic interconnects for energy efficient communications; and magnetic skyrmions as novel nanoelectronic device for non-linear neuron networks.

1700 **Exploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits**

Speaker: Michael Raitza, TU Dresden, DE

Authors: Michael Raitza¹, Jens Trommer², Akash Kumar³, Marcus Völp⁴, Dennis Walter⁵, Walter Weber⁶ and Thomas Mikolajick⁷

¹Technische Universität Dresden and CfaED, DE; ²NamLab gGmbH, DE; ³Technische Universität Dresden, DE; ⁴SNT University of Luxembourg, LU; ⁵Technische Universität Dresden, DE; ⁶NaMLab gGmbH and CfaED, DE; ⁷NaMLab GmbH / TU Dresden, DE

1730 **Automatic Place-and-Route of emerging LED-driven wires within a monolithically-integrated CMOS+III-V process**

Speaker: Tushar Krishna, Georgia Institute of Technology, US

Authors: Tushar Krishna¹, Arya Balachandran², Siau Ben Chiah², Li Zhang³, Bing Wang³, Cong Wang², Kenneth Lee Eng Kian³, Jurgen Michel⁴ and Li-Shiuan Peh⁵

¹Georgia Institute of Technology, US; ²NTU, SG; ³SMART, SG; ⁴MIT, US; ⁵Professor, National University of Singapore, SG

1800 **A Tunable Magnetic Skyrmion Neuron Cluster for Energy Efficient Artificial Neural Network**

Speaker: Deliang Fan, University of Central Florida, US

Authors: Zhezhi He¹ and Deliang Fan²

¹Department of ECE, University of Central Florida, US; ²University of Central Florida, US

IPs **IP2-1, IP2-2, IP2-3, IP2-4**

4.3

Efficient memory design

2BC 1700 - 1830

Chair: Francisco Cazorla, CSIC and BSC, ES

Co-Chair: Cristina Silvano, Politecnico di Milano, IT

This session presents four papers on novel memory designs and efficient mapping in flash storage. The first two papers improve energy efficiency, with approximate caches on emerging technologies and with a novel DRAM tag-cache architecture. The third paper presents an energy-efficient memory hierarchy through software managed memories. At last, the session concludes with an adaptive page re-mapping architecture in flash-based storage with improved response time.

1700

STAxCache: An Approximate, Energy Efficient STT-MRAM Cache

Speaker: Ashish Ranjan, Purdue University, US

Authors: Ashish Ranjan¹, Swagath Venkataramani¹, Zoha Pajouhi¹, Rangharajan Venkatesan², Kaushik Roy¹ and Anand Raghunathan¹

¹Purdue University, US; ²NVIDIA, US

1730

Rethinking On-chip DRAM Cache for Simultaneous Performance and Energy Optimization

Speaker: Fazal Hameed, Center for Advancing Electronics Dresden (cfaed), Technische Universität Dresden, Germany, DE

Authors: Fazal Hameed¹ and Jeronimo Castrillon²

¹Chair of Compiler Construction, TU-Dresden, DE; ²TU Dresden, DE

1800

An Energy-Efficient Memory Hierarchy for Multi-Issue Processors

Speaker: Luigi Carro, Universidade Federal do Rio Grande do Sul, BR

Authors: Tiago Jost, Gabriel Nazar and Luigi Carro, UFRGS, BR

1815

Mapping Granularity Adaptive FTL Based on Flash Page Re-programming

Speaker: Yazhi Feng, Wuhan National Lab for Optoelectronics, School of Computer Science and Technology, Huazhong University of Science and Technology, CN

Authors: Yazhi Feng, Dan Feng, Chenye Yu, Wei Tong and Jingning Liu, Wuhan National Lab for Optoelectronics, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China, CN

IPs

IP2-5, IP2-6, IP2-7

4.4

From functional validation to functional qualification

3A 1700 - 1830

Chair: Graziano Pravadelli, University of Verona, IT

Co-Chair: Elena Ioana Vatajelu, TIMA Laboratory, FR

The section presents techniques and tools to generate testcases for functional validation and to define coverage metrics for functional qualification.

1700

Data Flow Testing for Virtual Prototypes

Speaker: Muhammad Hassan, University of Bremen, DE

Authors: Muhammad Hassan¹, Vladimir Herdt¹, Hoang M. Le¹, Mingsong Chen², Daniel Grosse³ and Rolf Drechsler³

¹University of Bremen, DE; ²East China Normal University, CN; ³University of Bremen/DFKI, DE

1730

MINIME-Validator: Validating Hardware with Synthetic Parallel Testcases

Speaker: Alper Sen, Bogazici University, TR

Authors: Alper Sen¹, Etem Deniz² and Brian Kahne³

¹Bogazici University, TR; ²TUBITAK, TR; ³NXP, US

1800

Cost-Effective Analysis of Post-Silicon Functional Coverage Events

Speaker: Avi Ziv, IBM Research - Haifa, IL

Authors: Farimah Farahmandi¹, Ronny Morad², Avi Ziv², Ziv Nevo² and Prabhat Mishra¹

¹University of Florida, US; ²IBM Research - Haifa, IL

IPs IP2-8, IP2-9

4.5

Hot Topic Session: On How to Design and Manage Exascale Computing System Technologies

3C 1700 - 1830

Organiser: Donatella Sciuto, Politecnico di Milano, IT**Chair:** Donatella Sciuto, Politecnico di Milano, IT**Co-Chair:** José L. Ayala, Universidad Complutense de Madrid, ES

The growing race towards exascale computing is pushing the adoption of ever more heterogeneous systems into mainstream. The resources available on a chip, the level of integration and the speed of components have increased dramatically over the years. Moreover, To handle the stringent performance requirements of future exascale-class applications, High Performance Computing (HPC) systems need ultra-efficient heterogeneous compute nodes. However, we keep on adopting superseded approaches to the exploitation of these resources. In this session, the speakers will focus on this requirements providing insight on how to enable the definition and the efficient deployment of such a technology.

1700

Towards Exascale Computing with Heterogeneous Architectures

Speaker: Kenneth O'Brien, Xilinx Inc., IE

Authors: Kenneth O'Brien¹, Lorenzo Di Tucci², Gianluca Durelli¹ and Michaela Blott¹¹Xilinx, IE; ²Politecnico di Milano, IT

1718

From exaflop to exaflow

Speaker: Tobias Becker, Maxeler Technologies, GB

Authors: Tobias Becker¹, Pavel Burovskiy², Anna Maria Nestorov³, HristinaPalikareva², Enrico Reggiani³ and Georgi Gaydadjiev⁴¹Maxeler Technologies, GB; ²Maxeler Technologies Ltd, GB; ³Politecnico di Milano, IT; ⁴Maxeler / Imperial College, GB

1736

Heterogeneous exascale supercomputing: the role of CAD in the exaFPGA project

Speaker: Marco Santambrogio, Politecnico di Milano, IT

Authors: Marco Rabozzi, Giuseppe Natale, Emanuele Del Sozzo, Alberto Scolari, Marco D. Santambrogio and Luca Stornaiuolo, Politecnico di Milano, IT

1754

An Open Reconfigurable Research Platform as Stepping Stone to Exascale High-Performance Computing

Speaker: Dirk Stroobandt, Ghent University, BE

Authors: Dirk Stroobandt¹, Catalin Bogdan Ciobanu², Marco D. Santambrogio³, Jose Gabriel Coutinho⁴, Andreas Brokalakis⁵, Dionisios Pnevmatikatos⁶, Michael Huebner⁷, Tobias Becker⁸ and Alex J. W. Thom⁹¹Ghent University, BE; ²UvA, NL; ³Politecnico di Milano, IT; ⁴Imperial College London, GB; ⁵Synelxis, GR; ⁶ECE Department, Technical Univrsity of Crete & FORTH-ICS, GR; ⁷Ruhr-University Bochum, DE; ⁸Maxeler Technologies, GB; ⁹University of Cambridge, GB

1812

GEOPM: A Vehicle for exascale Community Collaboration Toward Co-Designed Energy Management Solutions

Speaker: Matthias Maiterth, Intel, US

Author: Jonathan Eastep, Intel, US

4.6

Fault modeling, test generation and diagnosis

5A 1700 - 1830

Chair: Stephan Eggersgluss, University of Bremen, DE**Co-Chair:** Martin Keim, Mentor, DE

This session includes a presentation about new SAT-based ATPG techniques for robust initialization of transistor stuck-open faults. Further, a diagnosis method for arbiter physical unclonable functions to identify systematic manufacturing issues is presented. The last paper analyzes failure modes of Flash memories and proposes suitable fault models.

1700 **Fast and Waveform-Accurate Hazard-Aware SAT-Based TSOF ATPG**

Speaker: Jan Burchard, University of Freiburg, DE
 Authors: Jan Burchard¹, Dominik Erb¹, Adit D. Singh², Sudhakar M. Reddy³ and Bernd Becker¹
¹University of Freiburg, DE; ²Auburn University, US; ³University of Iowa, US

1730 **Fault Diagnosis of Arbiter Physical Unclonable Function**

Speaker: Yu Hu, Institute of Computing Technology, Chinese Academy of Sciences, CN
 Authors: Jing Ye¹, Qingli Guo², Yu Hu¹ and Xiaowei Li¹
¹State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, CN; ²State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences; University of Chinese Academy of Sciences, CN

1800 **FPGA-Based Failure Mode Testing and Analysis for MLC NAND Flash Memory**

Speaker: Fei Wu, Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, CN
 Authors: Meng Zhang¹, Fei Wu¹, Qian Xia¹, He Huang¹, Jian Zhou² and Changsheng Xie¹
¹Huazhong University of Science and Technology, CN; ²University of Central Florida, US

IPs **IP2-10, IP2-11, IP2-12**

4.7 **Process variation management for today's and tomorrow's computing**

3B 1700 - 1830

Chair: Mohamed Sabry, Stanford University, US

The session covers variable-aware solutions at the system and circuit level. Firstly, neuromorphic circuits are addressed and its relation with process variation. After that, variability is again addressed but, this time, for entire computing systems.

1700 **Robust Neuromorphic Computing in the Presence of Process Variation**

Speaker: Mehdi Kamal, University of Tehran, IR
 Authors: Ali BanaGozar¹, Mohammad Ali Maleki¹, Mehdi Kamal¹, Ali Afzali-Kusha¹ and Massoud Pedram²
¹University of Tehran, IR; ²University of Southern California, US

1730 **An On-Line Framework for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs**

Speaker: Yue Ma, University of Notre Dame, US
 Authors: Yue Ma¹, Thidapat Chantem², Robert Dick³, Shige Wang⁴ and X. Sharon Hu¹
¹University of Notre Dame, US; ²Virginia Polytechnic Institute and State University, US; ³University of Michigan and Stryd, US; ⁴General Motors R&D, US

1800 **Application Performance Improvement By Exploiting Process Variability On FPGA Devices**

Speaker: Konstantinos Maragos, National Technical University of Athens, GR
 Authors: Konstantinos Maragos¹, George Lentaris¹, Kostas Siozios¹, Dimitrios Soudris¹ and Vasilis Pavlidis²
¹National Technical University of Athens, GR; ²The University of Manchester, GR

4.8 **CV Fair DATE 2017**

Exhibition Theatre 1700 - 1830

Organiser: Marisa Lopez-Vallejo, UPM, ES

Moderator: Marisa Lopez-Vallejo, UPM, ES

See Page 109

5.1

IoT Day: IoT Perspectives

5BC 0830 - 1000

Organisers: Marilyn Wolf, Georgia Tech, US**Andreas Herkersdorf**, TU Muenchen, DE**Chair:** Marilyn Wolf, Georgia Tech, US**Co-Chair:** Andreas Herkersdorf, TU Muenchen, DE

The DATE 2017 Special Day on IoT will be kicked-off by perspective talks from academia and industry sharing their views and experience from backgrounds of large distributed sensor networks and cognitive computing. The entire spectrum of IoT devices and computing, storage and communication infrastructure, from smallest form factor sensors to Cloud backbone systems will be considered

0830

Design for IoT

Speaker and Author: Lothar Thiele, Swiss Federal Institute of Technology Zurich, CH

0915

The Internet of Things in the Cognitive Era

Speaker and Author: Alesandro Curioni, IBM Zurich Research, CH

1000

Coffee Break in Exhibition Area

5.2

Emerging Computer Paradigms

4BC 0830 - 1000

Chair: Jim Harkin, Ulster University, GB

This session presents recent advances in emerging computing strategies including Reversible Computing and Stochastic Computing with improvements in energy efficiency and reductions in computational complexity. An acceleration platform for the design exploration of Quantum Computers is also presented.

0830

Make It Reversible: Efficient Embedding of Non-reversible Functions

Speaker: Alwin Zulehner, Johannes Kepler University, Linz, AT

Authors: Alwin Zulehner¹ and Robert Wille²¹Johannes Kepler University, AT; ²Johannes Kepler University Linz, AT

0900

QX: A High-Performance Quantum Computer Simulation Platform

Speaker: Nader Khammassi, QuTech, Computer Engineering Lab, Delft University of Technology, NL

Authors: Nader Khammassi, Imran Ashraf, Xiang Fu, Carmina Garcia Almudever and Koen Bertels, QuTech, Computer Engineering Lab, Delft University of Technology, NL

0930

Design Automation and Design Space Exploration for Quantum Computers

Speaker: Mathias Soeken, EPFL, CH

Authors: Mathias Soeken¹, Martin Roetteler², Nathan Wiebe² and Giovanni De Micheli¹¹EPFL, CH; ²Microsoft Research, US

IPs

IP2-13, IP2-14

1000

Coffee Break in Exhibition Area

5.3

Hot Topic Session: I'm Gonna Make an Approximation IoT Can't Refuse - Approximate Computing for Improving Power Efficiency of IoT and HPC

2BC 0830 - 1000

Organiser: Vincent Camus, EPFL, CH

Chair: Christian Enz, EPFL, CH

Co-Chair: Anca Molnos, CEA Leti, FR

Power efficiency is the primary concern of IoT-related applications, both at the sensor node and on its cloud-computing counterpart. Unfortunately, achieving high efficiency and robustness requires complex and conflicting design constraints. Fortunately, the inherent error resiliency of many IoT applications allows the use of Approximate Computing techniques at both hardware and software levels, leading to great benefits on power efficiency while having a minimal impact on the applications.

0830

Introduction

Christian Enz, EPFL, CH

0845

Pushing the limits of voltage over-scaling for error-resilient applications

Speaker: Olivier Sentieys, INRIA, FR

Authors: Rengerajan Ragavan¹, Benjamin Barrois², Cedric Killian¹ and Olivier Sentieys¹

¹INRIA, FR; ²University of Rennes - INRIA, FR

0900

Combining Structural and Timing Errors in Overclocked Inexact Speculative Adders

Speaker: Vincent Camus, EPFL, CH

Authors: Xun Jiao¹, Vincent Camus², Mattia Cacciotti², Yu Jiang³, Christian Enz² and Rajesh Gupta¹

¹UC San Diego, US; ²EPFL, CH; ³Tsinghua University, CN

0915

DVAFS: Trading Computational Accuracy for Energy Through Dynamic-Voltage-Accuracy-Frequency-Scaling

Speaker: Bert Moons, KU Leuven, BE

Authors: Bert Moons, Roel Uytterhoeven, Wim Dehaene and Marian Verhelst, KU Leuven, BE

0930

Exploiting computation skip to reduce energy consumption by approximate computing, an HEVC encoder case study

Speaker: Daniel Menard, INSA Rennes, FR

Authors: Alexandre Mercat¹, Justine Bonnot¹, Maxime Pelcat², Wassim Hamidouche¹ and Daniel Menard¹

¹INSA Rennes, FR; ²IETR-INSA, FR

0945

Location Detection for Navigation Using IMUs with a Map Through Coarse-Grained Machine Learning

Speaker: Anshumali Shrivastava, Rice University, US

Authors: J. Jose Gonzales E.¹, Chen Luo¹, Anshumali Shrivastava¹, Krishna Palem¹, Moon Yongshik², Soonhyun Noh², Daedong Park³ and Seongsoo Hong²

¹Rice University, US; ²Seoul National University, KR; ³Dept. of Electrical and Computer Engineering, Seoul National University, KR

1000

Coffee Break in Exhibition Area

5.4

Solutions for efficient simulation and validation

3A 0830 - 1000

Chair: Daniel Grosse, University of Bremen, DE

Co-Chair: Alper Sen, Bogazici University, TR

The section introduces system-level frameworks for addressing memory tracing, timing estimation, real-time verification, and reliability degradation.

- 0830 Performance Impacts and Limitations of Hardware Memory-Access Trace-Collection**
 Speaker: Graham Holland, Simon Fraser University, CA
 Authors: Nicholas C. Doyle¹, Eric Matthews¹, Graham Holland¹, Alexandra Fedorova² and Lesley Shannon¹
¹Simon Fraser University, CA; ²University of British Columbia, CA
- 0900 Context-Sensitive Timing Automata for Fast Source Level Simulation**
 Speaker: Sebastian Ottlik, FZI Research Center for Information Technology, DE
 Authors: Sebastian Ottlik¹, Christoph Gerum², Alexander Viehl³, Wolfgang Rosenstiel⁴ and Oliver Bringmann⁴
¹FZI Research Center for Information Technology, DE; ²University of Tuebingen, DE; ³FZI Forschungszentrum Informatik, DE; ⁴University of Tuebingen / FZI, DE
- 0930 MARS: A Flexible Real-time Streaming Platform for Testing Automation Systems**
 Speaker: Alexandru Moga, ABB Research, CH
 Authors: Raphael Eidenbenz, Alexandru Moga, Thanikesavan Sivanthi and Carsten Franke, ABB Corporate Research, CH
- 0945 SERD: A Simulation Framework for Estimation of System Level Reliability Degradation**
 Speaker: Saurav Ghosh, IIT Kharagpur, IN
 Authors: Saurav Kumar Ghosh¹ and Dey Soumyajit²
¹Dept. of CSE, IIT Kharagpur, IN; ²IIT Kharagpur, IN
- IPs IP2-15, IP2-16, IP2-19**
- 1000 Coffee Break in Exhibition Area**

5.5

Hot Topic Session: Spintronics-based Computing

3C 0830 - 1000

Organisers: Lionel Torres, LIRMM, CNRS/University of Montpellier, FR
Weisheng Zhao, Beihang University, CN
Chair: Lionel Torres, LIRMM, CNRS/University of Montpellier, FR
Co-Chair: Weisheng Zhao, Beihang University, CN

Numerous reports or industrial and academic works on emerging research devices identified magnetic tunnel junction (MTJ) (one of applications of Spintronics) as one of the most promising technologies to be part of the future of integrated systems. They provide non-volatility data, fast data access and low power operations. Indeed, MRAM or Magnetic memory based on the hybrid integration of MTJ have been commercialized since 2006 and used in a number of high-reliable applications. The aim of this session is to bring together the worldwide leading experts (from respectively USA, France, China, Japan and Germany) related to this hot topic to share the most recent results and discuss the future challenges. Different computing paradigms will be involved in this special session benefiting from interesting nature of spintronics devices. The invited speakers will talk about devices, design and compact modeling aspects, and applications, permitting a full development platform from devices to circuit & systems based on spintronics.

- 0830 Magnetic Tunnel Junction Enabled All-Spin Stochastic Spiking Neural Network**
 Speaker: Kaushik Roy, Purdue University, US
 Authors: Gopalakrishnan Srinivasan, Abhronil Sengupta and Kaushik Roy, Purdue University, US
- 0848 Embedded Systems to High Performance Computing using STT-MRAM**
 Speaker: Sophiane Senni, LIRMM, FR
 Authors: Sophiane Senni¹, Thibaud Delobelle¹, Odilia Coi¹, Pierre-Yves Péneau², Lionel Torres³, Abdoulaye Gamatie⁴, Pascal Benoit³ and Gilles Sassatelli⁵
¹LIRMM, FR; ²LIRMM - CNRS, FR; ³University of Montpellier, FR; ⁴CNRS LIRMM / University of Montpellier, FR; ⁵LIRMM CNRS / University of Montpellier, FR

- 0906 **Voltage-Controlled MRAM for Working Memory: Perspectives and Challenge**
 Speaker: Wang Kang, Beihang University, CN
 Authors: Wang Kang, Liang Chang, Youguang Zhang and Weisheng Zhao, Beihang University, CN
- 0924 **Three-Terminal MTJ-Based Nonvolatile Logic Circuits with Self-Terminated Writing Mechanism for Ultra-Low-Power VLSI Processor**
 Speaker: Takahiro Hanyu, RIEC, Tohoku University, JP
 Authors: Takahiro Hanyu, Daisuke Suzuki, Naoya Onizawa and Masanori Natsui, Tohoku University, JP
- 0942 **Opportunistic Write for Fast and Reliable STT-MRAM**
 Speaker: Mehdi Tahoori, Karlsruhe Institute of Technology, DE
 Authors: Nour Sayed¹, Mojtaba Ebrahimi¹, Rajendra Bishnoi² and Mehdi Tahoori¹
¹Karlsruhe Institute of Technology, DE; ²Karlsruhe Institute of Technology, DE
- 1000 Coffee Break in Exhibition Area

5.6

Reuse and Integration of Test, Debug, and Reliability Infrastructure

5A 0830 - 1000

Chair: Paolo Bernardi, Politecnico di Torino, IT
Co-Chair: Alberto Bosio, LIRMM, FR

This session deals with 3D reliability and repair, integration of compression into standard test infrastructure, and reusing silicon debug infrastructure to enhance functional performance.

- 0830 **Fault Clustering Technique for 3D Memory BISR**
 Speaker: Tianjian Li, Shanghai Jiao Tong University, CN
 Authors: Tianjian Li¹, Yan Han¹, Xiaoyao Liang¹, Hsien-Hsin S. Lee² and Li Jiang³
¹Shanghai Jiao Tong University, CN; ²TSMC / Georgia Tech, TW; ³Department of Computer Science and Engineering, Shanghai Jiao Tong University, CN
- 0900 **Architectural Evaluations on TSV Redundancy for Reliability Enhancement**
 Speaker: Yen-Hao Chen, National Tsing Hua University, Taiwan, TW
 Authors: YenHao Chen¹, Chien-Pang Chiu¹, Russell Barnes² and TingTing Hwang¹
¹National Tsing Hua University, R.O.C, TW; ²University of California at Santa Barbara, US
- 0930 **Reusing Trace Buffers to Enhance Cache Performance**
 Speaker: Neetu Jindal, PhD, IN
 Authors: Neetu Jindal, Preeti Ranjan Panda and Smruti R. Sarangi, Indian Institute of Technology Delhi, IN
- 0945 **Optimization of Retargeting for IEEE 1149.1 TAP Controllers with Embedded Compression**
 Speaker: Sebastian Huhn, University of Bremen, DE
 Authors: Sebastian Huhn¹, Stephan Eggersglüß¹, Krishnendu Chakrabarty² and Rolf Drechsler³
¹University of Bremen, DE; ²Duke University, US; ³University of Bremen/DFKI, DE
- IPs **IP2-17**
- 1000 Coffee Break in Exhibition Area

5.7

Schedulability Analysis

3B 0830 - 1000

Chair: Rodolfo Pellizzoni, University of Waterloo, CA
Co-Chair: Petru Eles, Linköping universitet, SE

The papers in this session introduce new schedulability analyses for real-time systems, including systems with precedence constraints, real-time networks-on-chip, and mixed-critical systems.

- 0830 **Bounding Deadline Misses in Weakly-hard Real-Time Systems with Task Dependencies**
 Speaker: Zain A. H. Hammadeh, TU Braunschweig, DE
 Authors: Zain A. H. Hammadeh¹, Sophie Quinton², Rolf Ernst¹, Rafik Henia³ and Laurent Rioux³
¹TU Braunschweig, DE; ²Inria, FR; ³Thales Research & Technology, FR
- 0900 **Real-Time Communication Analysis for Networks-on-Chip with Backpressure**
 Speaker: Sebastian Tobuschat, TU Braunschweig, DE
 Authors: Sebastian Tobuschat and Rolf Ernst, TU Braunschweig, DE
- 0930 **Probabilistic Schedulability Analysis for Fixed Priority Mixed Criticality Real-Time Systems**
 Speaker: Yasmina Abdeddaïm, Université Paris-Est, LIGM, ESIEE Paris, FR
 Authors: Yasmina ABDEDDAÏM¹ and Dorin Maxim²
¹Université Paris-Est, LIGM, ESIEE-Paris, FR; ²University of Lorraine - Loria - Inria Nancy Grand Est, FR
- 1000 Coffee Break in Exhibition Area

IP2

Interactive Presentations

IP sessions (in front of rooms 4A and 5A) 1000 - 1030

Interactive Presentations run simultaneously during a 30-minute slot. A poster associated to the IP paper is on display throughout the morning. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation. At the end of each afternoon Interactive Presentations session the award 'Best IP of the Day' is given.

- IP2-1 **Compact Modeling and Circuit-Level Simulation of Silicon Nanophotonic Interconnects**
 Speaker: Yuyang Wang, UC Santa Barbara, US
 Authors: Rui Wu¹, Yuyang Wang², Zeyu Zhang², Chong Zhang², Clint Schow², John Bowers² and Kwang-Ting Cheng²
¹UC Santa Barbara, US; ²UCSB, US
- IP2-2 **A True Random Number Generator based on Parallel STT-MTJs**
 Speaker: Yuanzhuo Qu, University of Alberta, CA
 Authors: Yuanzhuo Qu¹, Jie Han¹, Bruce Cockburn¹, Yue Zhang², Weisheng Zhao² and Witold Pedrycz¹
¹University of Alberta, CA; ²Beihang University, CN
- IP2-3 **Enabling Area Efficient RF ICs through Monolithic 3D Integration**
 Speaker: Panagiotis Chaourani, KTH, Royal Institute of Technology, Stockholm, SE
 Authors: Panagiotis Chaourani, Per-Erik Hellström, Saul Rodriguez, Raul Onet and Ana Rusu, KTH, Royal Institute of Technology, SE
- IP2-4 **Reconfigurable Threshold Logic Gates using Optoelectronic Capacitors**
 Speaker: Baris Taskin, Drexel University, US
 Authors: Ragh Kuttappa, Lunal Khuon, Bahram Nabet and Baris Taskin, Drexel University, US
- IP2-5 **i-BEP: A Non-Redundant and High-Concurrency Memory Persistency Model**
 Speaker: Yuanchao Xu, Capital Normal University, CN
 Authors: Yuanchao Xu, Zeyi Hou, Junfeng Yan, Lu Yang and Hu Wan, Capital Normal University, CN
- IP2-6 **SPMS: Strand based Persistent Memory System**
 Speaker: Shuo Li, National University of Defense Technology, CN
 Authors: Shuo Li¹, Peng Wang², Nong Xiao¹, Guangyu Sun² and Fang Liu¹
¹National University of Defense Technology, CN; ²Peking University, CN

- IP2-7 Architecting High-Speed Command Schedulers for Open-Row Real-Time SDRAM Controllers**
 Speaker: Leonardo Ecco, TU Braunschweig, DE
 Authors: Leonardo Ecco¹ and Rolf Ernst²
¹Institute of Computer and Network Engineering, TU Braunschweig, DE; ²TU Braunschweig, DE
- IP2-8 Automatic Equivalence Checking for SystemC-TLM 2.0 Models Against their Formal Specifications**
 Speaker: Mehran Goli, University of Bremen, DE
 Authors: Mehran Goli, Jannis Stoppe and Rolf Drechsler, University of Bremen, DE
- IP2-9 Head-Mounted Sensors and Wearable Computing for Automatic Tunnel Vision Assessment**
 Speaker: Josue Ortiz, Complutense University of Madrid, ES
 Authors: Yuchao Ma and Hassan Ghasemzadeh, Washington State University, US
- IP2-10 RetroDMR: Troubleshooting Non-Deterministic Faults with Retrospective DMR**
 Speaker: Ting Wang, The Chinese University of Hong Kong, HK
 Authors: Ting Wang¹, Yannan Liu¹, Qiang Xu¹, Zhaobo Zhang², Zhiyuan Wang² and Xinli Gu²
¹The Chinese University of Hong Kong, HK; ²Huawei Technologies, Inc., US
- IP2-11 Critical Path - Oriented Thermal Aware X-Filling for High Un-modeled Defect Coverage**
 Speaker: Fotios Vartziotis, Computer Engineering, T.E.I. of Epirus, Greece, GR
 Authors: Fotios Vartziotis¹ and Chrysovalantis Kavousianos²
¹TEI of Epirus, University of Ioannina, GR; ²Department of Computer Science and Engineering, University of Ioannina, GR
- IP2-12 A Comprehensive Methodology for Stress Procedures Evaluation and Comparison for Burn-In of Automotive SoC**
 Speaker: Paolo Bernardi, Politecnico di Torino, IT
 Authors: Paolo Bernardi¹, Davide Appello², Giampaolo Giacomelli², Alessandro Motta², Alberto Pagani², Giorgio Pollaccia³, Christian Rabbi², Marco Restifo¹, Priit Ruberg⁴, Ernesto Sanchez¹, Claudio Maria Villa² and Federico Venini¹
¹Politecnico di Torino, IT; ²STMicroelectronics, IT; ³STMicroelectronics, IT; ⁴Tallinn University of Technology, EE
- IP2-13 Energy Efficient Stochastic Computing with Sobol Sequences**
 Speaker: Siting Liu, University of Alberta, CA
 Authors: Siting Liu and Jie Han, University of Alberta, CA
- IP2-14 Logic Analysis and Verification of n-input Genetic Logic Circuits**
 Speaker: Hasan Baig, Technical University of Denmark, DK
 Authors: Hasan Baig and Jan Madsen, Technical University of Denmark, DK
- IP2-15 A novel way to efficiently simulate complex full systems incorporating hardware accelerators**
 Speaker: Nikolaos Tampouratzis, Technical University of Crete, GR
 Authors: Nikolaos Tampouratzis¹, Konstantinos Georgopoulos² and Ioannis Papaefstathiou³
¹Technical University of Crete, GR; ²Telecommunication Systems Institute, Technical University of Crete, GR; ³Technical university of Crete, GR
- IP2-16 Automatic Abstraction of Multi-Discipline Analog Models for Efficient Functional Simulation**
 Speaker: Franco Fummi, Università degli Studi di Verona, IT
 Authors: Enrico Fraccaroli¹, Michele Lora¹ and Franco Fummi²
¹University of Verona, IT; ²Università di Verona, IT
- IP2-17 Novel Magnetic Burn-In for Retention Testing of STTRAM**
 Speaker: Swaroop Ghosh, Pennsylvania State University, US
 Authors: Mohammad Nasim Imtiaz Khan, Anirudh Iyengar and Swaroop Ghosh, Pennsylvania State University, US
- IP2-19 Automatic Construction of Models for Analytic System-Level Design Space Exploration Problems**
 Speaker: Seyed-Hosein Attarzadeh-Niaki, Shahid Beheshti University (SBU), IR
 Authors: Seyed-Hosein Attarzadeh-Niaki¹ and Ingo Sander²
¹Shahid Beheshti University (SBU), IR; ²KTH Royal Institute of Technology, SE

6.1

IoT Day Hot Topic Session: IoT Enabling Technologies

5BC 1100 - 1230

Organisers: Marilyn Wolf, Georgia Tech, US**Andreas Herkersdorf**, TU Muenchen, DE**Chair:** Andreas Herkersdorf, TU Muenchen, DE**Co-Chair:** Marilyn Wolf, Georgia Tech, US

The introduction and broad scale rollout of IoT applications puts pressing demands on semiconductor base technologies for computation, communication and sensing in terms of lowest cost, power dissipation, dependability, security and the ability to integrate heterogeneous devices and technologies. This session presents three research-oriented perspectives on the challenging aspects of IoT enabling technologies

1100

Ultra-low-power circuits for IoT applications

Speaker and Author: Georges Gielen, KU Leuven, BE

1130

Structural Health Monitoring for Smart Cities: a HW/SW Codesign Perspective

Speaker and Author: Jiang Xu, Hong Kong University of Science and Technology, HK

1200

Security in the Internet of Things: A Challenge of Scale

Speaker and Author: Patrick Schaumont, Virginia Tech, US

1230

Lunch Break in Garden Foyer

6.2

IT&A Session: Panel: Ultra-Low-Power (ULP) Autonomously Powered Systems

4BC 1100 - 1230

Chair: Jamil Kawa, Synopsys, US

In this executive session, we will discuss the prominent features and requirements of today's autonomously powered systems and deliberate over various visions of what needs to happen next to take autonomously powered systems from their embryonic state to an advanced efficient state that is well thought through and efficiently architected.

Moderator:

Jamil Kawa, Synopsys, US

Panelists:

Christopher Van Hoof, IMEC, BE

Christoph Heer, Intel, DE

Krisztian Flautner, ARM, US

Yankin Tanurhan, Synopsys, US

Ali Keshavarzi, Cypress Semiconductor, US

1230

Lunch Break in Garden Foyer

6.3

Security Primitives

2BC 1100 - 1230

Chair: Berndt Gammel, Infineon, DE**Co-Chair:** Tim Güneysu, University of Bremen & DFKI, DE

This session discusses the implementation of basic primitives that are necessary building blocks for the secure systems: Physical unclonable functions (PUFs) are used for creating secret values which then are used as keys in cryptographic algorithms. Logical and physical security of these systems fundamentally relies on the presence of high quality random numbers.

- 1100 **Sensitized Path PUF: A Lightweight Embedded Physical Unclonable Function**
 Speaker: Matthias Sauer, University of Freiburg, DE
 Authors: Matthias Sauer¹, Pascal Raiola¹, Linus Feiten¹, Bernd Becker¹, Ulrich Rührmair² and Ilia Polian³
¹University of Freiburg, DE; ²TU München, DE; ³University of Passau, DE
- 1130 **Temperature Aware Phase/Frequency Detector-based RO-PUFs Exploiting Bulk-Controlled Oscillators**
 Speaker: Sha Tao, Royal Institute of Technology (KTH), SE
 Authors: Sha Tao and Elena Dubrova, Royal Institute of Technology (KTH), SE
- 1200 **ChaCha20-Poly1305 Authenticated Encryption for High-Speed Embedded IoT Applications**
 Speaker: Fabrizio De Santis, Technische Universität München, DE
 Authors: Fabrizio De Santis, Andreas Schauer and Georg Sigl, Technische Universität München, DE
- 1215 **Towards Post-Quantum Security for IoT Endpoints with NTRU**
 Speaker: Johanna Sepulveda, TU Munich, DE
 Authors: Oscar M. Guillen¹, Thomas Pöppelmann², Jose M. Bermudo Mera¹, Elena Fuentes Bongenaar³, Georg Sigl¹ and Johanna Sepulveda¹
¹TU München, DE; ²Infineon Technologies AG, DE; ³Radboud University, NL
- IPs **IP3-1, IP3-2**
- 1230 Lunch Break in Garden Foyer

6.4

High-performance Reconfigurable Computing

3A 1100 - 1230

Chair: Philip Brisk, University of California, Riverside, US
Co-Chair: Mirjana Stojilovic, EPFL, CH

Reconfigurable architectures are seeing increased usage in high performance and scientific applications. This session addresses challenges in this space, which include optimizes arithmetic data paths, developing an in-memory architecture for optimizing database processing, and a case study on developing a high throughput Smith-Waterman accelerator.

- 1100 **Automating the pipeline of arithmetic datapaths**
 Speaker: Florent de Dinechin, INSA-Lyon, FR
 Authors: Matei Istoan¹ and Florent de Dinechin²
¹INRIA, FR; ²INSA-Lyon, FR
- 1130 **Operand Size Reconfiguration for Big Data Processing in Memory**
 Speaker: Luigi Carro, UFRGS, BR
 Authors: Paulo Cesar Santos¹, Geraldo Francisco de Oliveira Junior², Diego Gomes Tomé³, Marco Antonio Zanata Alves³, Eduardo Cunha de Almeida³ and Luigi Carro⁴
¹UFRGS - Universidade Federal do Rio Grande do Sul, BR; ²Universidade Federal do Rio Grande do Sul, BR; ³UFPR, BR; ⁴UFRGS, BR
- 1200 **Architectural Optimizations for High Performance and Energy Efficient Smith-Waterman Implementation on FPGAs using OpenCL**
 Speaker: Lorenzo Di Tucci, Politecnico di Milano, IT
 Authors: Lorenzo Di Tucci¹, Kenneth O'Brien², Michaela Blott² and Marco D. Santambrogio¹
¹Politecnico di Milano, IT; ²Xilinx Inc, IE
- IPs **IP3-3, IP3-4**
- 1230 Lunch Break in Garden Foyer

6.5

Hot Topic Session: Memristor for High Performance Computing: Myth or Reality?

3C 1100 - 1230

Organisers: Koen Bertels, Delft University of Technology, NL**Said Hamdioui**, Delft University of Technology, NL**Chair:** Henk Corporaal, Eindhoven University of Technology, NL**Co-Chair:** Koen Bertels, Delft University of Technology, NL

Both today's technology and computer architectures are facing serious challenges/ walls making them incapable to deliver the right computing power at pre-defined constraints for emerging applications such as big-data. However, a solution may be at your fingertips. This session discusses the emerging memristor device in enabling new memory technologies and new logic design styles, as well as its potential in enabling new computing paradigms such as memory intensive architectures and neuromorphic computing, due to its unique properties like the tight integration with CMOS and the ability to learn and adapt

1100

Memory-Intensive Architectures

Speaker and Author: Shahar Kvatinaky, Technion/Israel Institute of Technology, IL

1130

Memristor for Computation-in-Memory

Speaker and Author: Said Hamdioui, Delft University of Technology, NL

1200

Nanoscale Neuromorphic Silicon Learning Machines

Speaker and Author: Gert Cauwenberghs, UC San Diego, US

1230

Lunch Break in Garden Foyer

6.6

Industrial Experiences & EU Projects

5A 1100 - 1230

Chair: Mario Diaz Nava, ST Microelectronics, FR**Co-Chair:** Eugenio Villar, University of Cantabria, ES

This session addresses industrial research and practice on architecture, design, timing analysis techniques and analogue circuit sizing. The session will be rounded off by presentations of two European projects about to start, addressing cross-layer design of reconfigurable CPS and IoT for smart wearable applications.

1100

An Asynchronous NoC Router in a 14nm FinFET Library: Comparison to an Industrial Synchronous Counterpart

Speaker: Wayne Burleson, Advanced Micro Devices, Inc., US

Authors: Weiwei Jiang¹, Davide Bertozzi², Gabriele Miorandi², Steven M. Nowick¹, Wayne Burleson³ and Greg Sadowski³¹Columbia University, US; ²University of Ferrara, IT; ³Advanced Micro Devices, US

1115

An Advanced Embedded Architecture for Connected Component Analysis in Industrial Applications

Speaker: Menbere Tekleyohannes, University of Kaiserslautern, DE

Authors: Menbere Tekleyohannes¹, Mohammadsadegh Sadri¹, Martin Klein², Michael Siegrist², Christian Weis¹ and Norbert Wehn¹¹University of Kaiserslautern, DE; ²Wipotec GmbH, DE

1130

Workload Dependent Reliability Timing Analysis Flow

Speaker: Ajith Sivadasan, TIMA Labs, IN

Authors: Ajith Sivadasan¹, Armelle Notin², Vincent Huard², Etienne Maurin³, Florian Cacho³, Sidi Ahmed Benhassain⁴ and Lorena Anghel⁵¹TIMA Labs, FR; ²ST Microelectronics, FR; ³St Microelectronics, FR; ⁴TIMA, FR;⁵Grenoble-Alpes University, FR

1145

Probabilistic Timing Analysis on Time-Randomized Platforms for the Space Domain

Speaker: Francisco J. Cazorla, Barcelona Supercomputing Center and Spanish National Research Council (IIIA-CSIC), ES
 Authors: Mikel Fernandez¹, David Morales², Leonidas Kosmidis³, Alen Bardizbanyan⁴, Ian Broster⁵, Carles Hernandez¹, Eduardo Quinones¹, Jaume Abella⁶, Francisco Cazorla⁷, Paulo Machado⁸ and Luca Fossati⁸
¹Barcelona Supercomputing Center, ES; ²BSC, ES; ³Barcelona Supercomputing Center and Universitat Politècnica de Catalunya, ES; ⁴Chalmers University of Technology, SE; ⁵Rapita Systems LTD, GB; ⁶Barcelona Supercomputing Center (BSC-CNS), ES; ⁷Barcelona Supercomputing Center and IIIA-CSIC, ES; ⁸ESA, IT

1200

Cross-layer Design of Reconfigurable Cyber-Physical Systems

Speaker and Author: Michael Masin, IBM Research, IL

1215

INSPEX: design and integration of a portable/wearable smart spatial exploration system

Speaker and Author: Suzanne Lesecq, CEA-LETI, FR

IPs

IP3-5

1230

Lunch Break in Garden Foyer

6.7

Model-Based Design and Verification of Real-Time Systems

3B 1100 - 1230

Chair: Alain Girault, INRIA, FR

Co-Chair: Amir Aminifar, IPFL Lausanne, CH

This session provides an overview of recent advances in model based design of embedded real-time systems. The first paper proposes an optimal deployment for data-flow applications on many-core chips. The second paper addresses the issue of simulation-based verification of embedded systems. It considers aspects of model based design of control systems in the context of event based real-time simulation. Last, but not least, the third paper discusses the workload monitoring of real-time systems by relying on a run-time feedback instead of offline assumptions.

1100

Near-optimal Deployment of Dataflow Applications on Many-core Platforms with Real-time Guarantees

Speaker: Stefanos Skalistis, École Polytechnique Fédérale de Lausanne (EPFL), GR
 Authors: Stefanos Skalistis and Alena Simalatsar, EPFL, CH

1130

Simulating Preemptive Scheduling with Timing-aware Blocks in Simulink

Speaker and Author: Andreas Naderlinger, University of Salzburg, AT

1200

Online Workload Monitoring with the Feedback of Actual Execution Time for Real-Time Systems

Speaker: Biao Hu, Tech. Univ. Muenchen TUM, DE
 Authors: Biao Hu¹, Kai Huang², Gang Chen¹, Long Cheng¹ and Alois Knoll¹
¹Tech. Univ. Muenchen TUM, DE; ²Sun Yat-Sen University, CN

IPs

IP3-6

1230

Lunch Break in Garden Foyer

6.8

HiPEAC: European Network on High Performance and Embedded Architecture and Compilation

Exhibition Theatre 1100 - 1230

Organiser: Catherine Roderick, Barcelona Supercomputing Center, ES**Moderator:** Luca Fanucci, University of Pisa, IT

See Page 109

1230

Lunch Break in Garden Foyer

7.0

LUNCH TIME KEYNOTE SESSION

Garden Foyer 1350 - 1420

Chair: David Atienza, EPFL, CH

See Page 9

1350

Internet of Everything is our Opportunity

Speaker and Author: Keith Willett, Director of Software Engineering for Merck Serono, CH

1430

Session 7

7.1

IoT Day Hot Topic Session: IoT Deployment

5BC 1430 - 1600

Organisers: Marilyn Wolf, Georgia Tech, US**Andreas Herkersdorf**, TU Muenchen, DE**Chair:** Marilyn Wolf, Georgia Tech, US**Co-Chair:** Andreas Herkersdorf, TU Muenchen, DE

IoT technologies have the potential to be a disruptive game changer for existing applications and services as well as an enabler for new businesses. This session provides viewpoints from industry as well as a startup company on the deployment and evolution of IoT-oriented services and products.

1430

Designing and launching great IoT products

Speaker and Author: Adrian Caceres, Ayla Networks, US

1500

How ASIC development will change for future IoT MEMS sensors

Speaker and Author: Dirk Droste, Bosch, DE

1530

Distributed Wayside Architecture - IoT for Railway Infrastructure

Speaker: Peter Hefti, Siemens, CH

Author: Olivier Kaiser, Siemens, CH

IP7.1.1

A low-power IoT processor integrating voltage-scalable fully digital memories

Speaker and Author: Hidetoshi Ondotera, Kyoto University, JP

IP7.1.2

A simple, stateless, cost effective symmetric encryption strategy for energy-harvesting IoT devices

Speaker and Author: Jan Madsen, Technical University of Denmark, DK

IP7.1.3

Reconfigurable microcontroller for end nodes in Internet of Things

Speaker and Author: Wai-Chung Matthew Tang, Queen Mary University of London, GB

IP7.1.4

Further simplification of approximate adders using input data ranges in IoT

Speaker and Author: Jeong-A Lee, Chosun University, KR

1600

Coffee Break in Exhibition Area

7.2

In-memory Computing and Security for Non-volatile Memory Technologies

4BC 1430 - 1600

Chair: Luca Amaru, Synopsys, US

Co-Chair: Pierre-Emmanuel Gaillardon, University of Utah, US

Non-volatile memories (NVMs) are playing an increasingly dominant role in the construction of energy-efficient systems thanks to reduced static power consumption. NVMs raise new opportunities and challenges in terms of enhancing computational efficiency and ensuring security, respectively. This session explores in-memory computing applied to emerging NVM technologies and goes on to investigate security and encryption strategies.

1430

Automated Synthesis of Compact Crossbars for Sneak-Path based In-Memory Computing

Speaker: Sumit Kumar Jha, University of Central Florida, US

Authors: Dwaipayan Chakraborty and Sumit Kumar Jha, University of Central Florida, US

1500

Hybrid Spiking-based Multi-layered Self-learning Neuromorphic System Based On Memristor Crossbar Arrays

Speaker: Yiran Chen, Professor, US

Authors: Amr Hassan, Chaofei Yang, Chenchen Liu, Hai (Helen) Li and Yiran Chen, University of Pittsburgh, US

1530

ReVAMP : ReRAM based VLIW Architecture for in-Memory comPUting

Speaker: Anupam Chattopadhyay, School of Computer Science and Engineering, Nanyang Technological University, SG

Authors: Debjyoti Bhattacharjee, Rajeswari Devadoss and Anupam Chattopadhyay, Nanyang Technological University, SG

IPs

IP3-7, IP3-8, IP3-9

1600

Coffee Break in Exhibition Area

7.3

Optimizing performance, energy and predictability via hardware/software codesign

2BC 1430 - 1600

Chair: Sasan Avesta, George Mason University, US

Co-Chair: Ramon Canal, UPC, ES

This session presents a variety of architectural solutions to improve performance/energy/predictability covering several hardware blocks: processor pipeline, caches, memory and on-chip I/O. The first paper proposes a hardware/software mechanism to classify accesses as private or shared. The second paper, introduces a low-power asynchronous microprocessor design. The third paper proposes a coordinated approach to improve performance by partitioning multilevel caches. And the last paper proposes a hardware approach to increase the timing accuracy of I/O operations.

1430

Accurate Private/Shared Classification of Memory Accesses: a Run-time Analysis System for the LEON3 Multi-core Processor

Speaker: Nam Ho, Department of Computer Science, University of Paderborn, DE

Authors: Nam Ho, Ishraq Ibne Ashraf, Paul Kaufmann and Marco Platzner, Department of Computer Science, University of Paderborn, DE

1500

Design of a Low Power, Relative Timing based Asynchronous MSP430 Microprocessor

Speaker: Dipanjan Bhadra, University of Utah, US

Authors: Dipanjan Bhadra and Kenneth Stevens, University of Utah, US

- 1530 **A Coordinated Multi-Agent Reinforcement Learning Approach to Multi-Level Cache Co-partitioning**
 Speaker: Preeti Ranjan Panda, Indian Institute of Technology Delhi, IN
 Authors: Rahul Jain¹, Preeti Ranjan Panda² and Sreenivas Subramoney³
¹Indian Institute of Technology, Delhi, IN; ²IIT Delhi, IN; ³Microarchitecture Research Lab, Intel, IN
- 1545 **GPIOCP: Timing-Accurate General Purpose I/O Controller for Many-core Real-time Systems**
 Speaker: Zhe Jiang, University of York, CN
 Authors: Zhe Jiang and Neil Audsley, University of York, GB
- IPs **IP3-10, IP3-11, IP3-12**
- 1600 Coffee Break in Exhibition Area

7.4 Advances in Logic Synthesis

3A 1430 - 1600

Chair: Paolo Ienne, EPFL, CH
Co-Chair: Tsutomu Sasao, Meiji University, JP

This session focuses on new results in logic synthesis. The first two papers present specialized synthesis algorithms for index generating functions and encoder circuits. The last two papers discuss efficient encoding with SAT of short-circuit detection and combinational delay optimization.

- 1430 **An algorithm to find optimum support-reducing decompositions for index generation functions.**
 Speaker: Tsutomu Sasao, Meiji University, JP
 Authors: Tsutomu Sasao, Kyu Matsuura and Yukihiro Iguchi, Meiji University, JP
- 1500 **Taking One-to-one Mappings for Granted: Advanced Logic Design of Encoder Circuits**
 Speaker: Robert Wille, Johannes Kepler University, Linz, AT
 Authors: Alwin Zulehner¹ and Robert Wille²
¹Johannes Kepler University, AT; ²Johannes Kepler University Linz, AT
- 1530 **Analysis of Short-Circuit Conditions in Logic Circuits**
 Speaker: João Afonso, INESC-ID, PT
 Authors: João Pedro¹ and Jose Monteiro²
¹INESC-ID, PT; ²INESC-ID, IST, U Lisboa, PT
- 1545 **Busy Man's Synthesis: Combinational Delay Optimization with SAT**
 Speaker: Mathias Soeken, EPFL, CH
 Authors: Mathias Soeken¹, Giovanni De Micheli¹ and Alan Mishchenko²
¹EPFL, CH; ²UC Berkeley, US
- IPs **IP3-13, IP3-14**
- 1600 Coffee Break in Exhibition Area

7.5 Hot Topic Session: The Engineering Challenges for Quantum Computing

3C 1430 - 1600

Organisers: Koen Bertels, QuTech & Computer Engineering Lab, NL
Carmen G. Almudéver, QuTech & Computer Engineering Lab, NL
Chair: Edoardo Charbon, Delft University of Technology, NL
Co-Chair: Said Hamdioui, Delft University of Technology, NL

Quantum computers may revolutionize the field of computation by solving some complex problems that are intractable even for the most powerful current supercomputers. This session will explain the basic concepts of quantum computing and describe what the required layers are for building a quantum sys-

tem. The different speakers in the session will then address the engineering challenges when building a quantum computer ranging from the core qubit technology, the control electronics, to the microarchitecture for the execution of quantum circuits and efficient quantum error correction and what compiler and system tools are needed in that context.

1430

What is quantum computing all about?

Speaker: Carmen G. Almudever, Delft University of Technology, NL

Authors: Carmen G. Almudever and Koen Bertels, Delft University of Technology, NL

1500

Quantum processor

Speaker and Author: Andreas Wallraff, ETH Zurich, CH

1530

Control electronics for quantum computer

Speaker and Author: Hendrik Bluhm, RWTH Aachen, DE

1600

Coffee Break in Exhibition Area

7.6

Memory Reliability: Modeling and Mitigation

5A 1430 - 1600

Chair: Jose Pineda De Gyvez, NXP, NL

Co-Chair: Vikas Chandra, ARM, US

This session discusses new trends and solutions to model and mitigate resiliency challenges for advanced memory technologies. The first paper discusses unequal protection for more efficient memory resiliency. The second paper analyzes the aging impact on different memory components. Finally, the third paper proposes mitigation schemes for memory peripheral circuitry.

1430

MVP ECC : Manufacturing process Variation aware unequal Protection ECC for memory reliability

Speaker: Joon-Sung Yang, Sungkyunkwan University, KR

Authors: Seungyeob Lee and Joon-Sung Yang, Sungkyunkwan University, KR

1500

Analyzing the Effects of Peripheral Circuit Aging of Embedded SRAM Architectures

Speaker: Josef Kinseher, Intel Deutschland, DE

Authors: Josef Kinseher¹, Leonhard Heiß¹ and Ilia Polian²

¹Intel Deutschland, DE; ²University of Passau, DE

1530

Mitigation of Sense Amplifier Degradation Using Input Switching

Speaker: Daniel Kraak, Delft University of Technology, NL

Authors: Daniel Kraak¹, Innocent Agbo¹, Mottagiallah Taouil¹, Said Hamdioui¹, Pieter Weckx², Stefan Cosemans², Francky Catthoor² and Wim Dehaene³

¹Delft University of Technology, NL; ²imec, BE; ³KU Leuven, ESAT, BE

IPs

IP3-15

1600

Coffee Break in Exhibition Area

7.7

Resource management and analysis for embedded architectures

3B 1430 - 1600

Chair: Akash Kumar, Technische Universitaet Dresden, DE

Co-Chair: Orlando Moreira, Intel, NL

Embedded architectures have to often provide application performance guarantees despite stringent resource constraints. The talks in this session provide solutions to managing the limited resources of such platforms and analysing the impact of resource allocation - both from the power and performance perspective.

1430

Scalable Probabilistic Power Budgeting for Many-Cores

Speaker: Anuj Pathania, Karlsruhe Institute of Technology, IN
 Authors: Anuj Pathania¹, Heba Khdr², Muhammad Shafique³, Tulika Mitra⁴ and Joerg Henkel⁵
¹Karlsruhe Institute of Technology, DE; ²Karlsruhe Institute of Technology (KIT), DE; ³Vienna University of Technology (TU Wien), AT; ⁴National University of Singapore, SG; ⁵KIT, DE

1500

Exploiting Sporadic Servers to provide Budget Scheduling for ARINC653 based Real-Time Virtualization Environments

Speaker: Matthias Beckett, Institute of Computer and Network Engineering, TU Braunschweig, DE
 Authors: Matthias Beckett¹, Kai Björn Gemlau¹ and Rolf Ernst²
¹Institut für Datentechnik und Kommunikationsnetze - TU Braunschweig, DE; ²TU Braunschweig, DE

1530

Programming and Analysing Scenario-Aware Dataflow on a Multi-Processor Platform

Speaker: Reinier van Kampenhout, Eindhoven University of Technology, NL
 Authors: Reinier van Kampenhout, Sander Stuijk and Kees Goossens, Eindhoven University of Technology, NL

IPs

IP3-16, IP3-17, IP3-18

1600

Coffee Break in Exhibition Area

7.8

Smart Energy and Self-Powered Devices

Exhibition Theatre 1430 - 1530

Organiser: Patrick Mayor, EPFL, CH

See Page 110

1600

Coffee Break in Exhibition Area

IP3

Interactive Presentations

IP sessions (in front of rooms 4A and 5A) 1600 - 1630

Interactive Presentations run simultaneously during a 30-minute slot. A poster associated to the IP paper is on display throughout the afternoon. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation. At the end of each afternoon Interactive Presentations session the award 'Best IP of the Day' is given.

IP3-1

Leveraging Aging Effect to Improve SRAM-based True Random Number Generators

Speaker: Mehdi Tahoori, Karlsruhe Institute of Technology (KIT), DE
 Authors: Saman Kiamehr¹, Mohammad Saber Golanbari² and Mehdi Tahoori²
¹Karlsruhe Institute of Technology (KIT), DE; ²Karlsruhe Institute of Technology, DE

IP3-2

Design Automation for Obfuscated Circuits with Multiple Viable Functions

Speaker: Shahrzad Keshavarz, University of Massachusetts Amherst, US
 Authors: Shahrzad Keshavarz¹, Christof Paar² and Daniel Holcomb¹
¹University of Massachusetts Amherst, US; ²Horst Gortz Institut für IT-Security, Ruhr-Universität Bochum, DE

IP3-3

Double MAC: Doubling the Performance of Convolutional Neural Networks on Modern FPGAs

Speaker: Jongeun Lee, UNIST, KR
 Authors: Dong Nguyen¹, Daewoo Kim¹ and Jongeun Lee²
¹UNIST, KR; ²Ulsan National Institute of Science and Technology (UNIST), KR

IP3-4

BITMAN: a Tool and API for FPGA Bitstream Manipulations

Speaker: Dirk Koch, University of Manchester, GB
 Authors: Khoa Pham, Edson Horta and Dirk Koch, University of Manchester, GB

- IP3-5 A Generic Topology Selection Method for Analog Circuits with Embedded Circuit Sizing Demonstrated on the OTA Example**
 Speaker: Andreas Gerlach, Robert Bosch Centre for Power Electronics, DE
 Authors: Andreas Gerlach¹, Thoralf Rosahl², Frank-Thomas Eitrich² and Jürgen Scheible¹
¹Robert Bosch Centre for Power Electronics, DE; ²Robert Bosch GmbH, DE
- IP3-6 Latency Analysis of Homogeneous Synchronous Dataflow Graphs Using Timed Automata**
 Speaker: Guus Kuiper, University of Twente, NL
 Authors: Guus Kuiper¹ and Marco Bekooij²
¹University of Twente, NL; ²University of Twente + NXP semiconductors, NL
- IP3-7 COVERT: Counter OVERflow ReducTion for Efficient Encryption of Non-Volatile Memories**
 Speaker: Kartik Mohanram, ECE Dept, University of Pittsburgh, US
 Authors: Shivam Swami and Kartik Mohanram, University of Pittsburgh, US
- IP3-8 A Wear-Leveling-Aware Counter Mode for Data Encryption in Non-Volatile Memories**
 Speaker: Fangting Huang, Huazhong University of Science and Technology, CN
 Authors: Fangting Huang¹, Dan Feng², Yu Hua² and Wen Zhou²
¹Huazhong University of Science and Technology, CN; ²Wuhan National Lab for Optoelectronics, School of Computer Science and Technology, Huazhong University of Science and Technology, China, CN
- IP3-9 Tunnel FET Based Refresh-Free-DRAM**
 Speaker: Navneet Gupta, ISEP-Paris, FR
 Authors: Navneet Gupta¹, Adam Makosiej², Andrei Vladimirescu³, Amara Amara³ and Costin Anghel³
¹Institut supérieur d'électronique de Paris, France; LETI, Commissariat à l'Energie Atomique et aux Energies Alternatives (CEA-LETI) France; ²LETI, Commissariat à l'Energie Atomique et aux Energies Alternatives (CEA-LETI), FR; ³Institut Supérieur d'Electronique de Paris (ISEP), FR
- IP3-10 A Hardware Implementation of the MCAS Synchronization Primitive**
 Speaker: Smruti Sarangi, IIT Delhi, IN
 Authors: Srishty Patel, Rajshekar Kalayappan, Ishani Mahajan and Smruti R. Sarangi, IIT Delhi, IN
- IP3-11 BandiTS: Dynamic Timing Speculation Using Multi-Armed Bandit Based Optimization**
 Speaker: Jeff Zhang, New York University, US
 Authors: Jeff Zhang and Siddharth Garg, New York University, US
- IP3-12 Design and Implementation of a Fair Credit-Based Bandwidth Sharing Scheme for Buses**
 Speaker: Carles Hernandez, Barcelona Supercomputing Center (BSC), ES
 Authors: Mladen Slijepcevic¹, Carles Hernandez², Jaume Abella³ and Francisco Cazorla⁴
¹Barcelona Supercomputing Center and Universitat Politècnica de Catalunya, ES; ²Barcelona Supercomputing Center, ES; ³Barcelona Supercomputing Center (BSC-CNS), ES; ⁴Barcelona Supercomputing Center and IIIA-CSIC, ES
- IP3-13 Technology Mapping with All Spin Logic**
 Speaker: Azadeh Davoodi, University of Wisconsin - Madison, US
 Authors: Boyu Zhang¹ and Azadeh Davoodi²
¹University of Wisconsin-Madison, US; ²University of Wisconsin - Madison, US
- IP3-14 A new method to identify threshold logic functions**
 Speaker: Spyros Tragoudas, Southern Illinois University Carbondale, US
 Authors: Seyed Nima Mozaffari, Spyros Tragoudas and Themistoklis Haniotakis, Southern Illinois University, US
- IP3-15 A Bridging Fault Model for Line Coverage in the Presence of Undetected Transition Faults**
 Speaker and Author: Irith Pomeranz, Purdue University, US
- IP3-16 CHRT: a Criticality- and Heterogeneity-Aware Runtime System for Task-Parallel Applications**
 Speaker: Myeonggyun Han, UNIST, KR
 Authors: Myeonggyun Han, Jinsu Park and Woongki Baek, UNIST, KR

IP3-17 MobiXen: Porting Xen on Android Devices for Mobile Virtualization

Speaker: Jianguo Yao, Shanghai Jiao Tong University, CN

Authors: Yaozu Dong¹, Jianguo Yao², Haibing Guan², Ananth. Krishna R¹ and Yunhong Jiang¹¹Intel, US; ²Shanghai Jiao Tong University, CN**IP3-18 Optimisation Opportunities and Evaluation for GPGPU applications on Low-End Mobile GPUs**

Speaker: Leonidas Kosmidis, Barcelona Supercomputing Center and Universitat Politècnica de Catalunya, ES

Authors: Matina Maria Trompouki¹ and Leonidas Kosmidis²¹Universitat Politècnica de Catalunya, ES; ²Barcelona Supercomputing Center and Universitat Politècnica de Catalunya, ES

1700 Session 8

8.1 IoT Day Hot Topic Session: Challenges and Potentials for IoT Rollout

5BC 1700 - 1830

Organisers: Marilyn Wolf, Georgia Tech, US**Andreas Herkersdorf**, TU Muenchen, DE**Chair:** Andreas Herkersdorf, TU Muenchen, DE**Co-Chair:** Marilyn Wolf, Georgia Tech, US

Realizing the potential of IoT will require coordinated advances in multiple markets: applications, software systems, and VLSI. Understanding the requirements on IoT devices requires understanding the stack in which they operate. This session pulls together several points of view on the big picture of IoT rollout and their implications for device and system design

1700 Ultra-Low Power and Dependability for IoT Devices

Speaker: Joerg Henkel, KIT Karlsruhe, DE

Authors: Joerg Henkel¹, Santiago Pagani², Hussam Amrouch³, Lars Bauer³ and Farzad Samie³¹KIT, DE; ²Karlsruhe Institute of Technology (KIT), DE; ³Karlsruhe Institute of Technology, DE**1730 Smarter Spaces through local(ized) object interactions**

Speaker: Jean-Marie Bonnin, Telecom Bretagne, FR

Authors: Jean-Marie Bonnin and Frédéric Weis, Telecom Bretagne, FR

1800 Deploying IoT for Instrumentation and Analysis of Manufacturing Systems

Speaker: Sujit Rokka Chhetri, University of California Irvine, US

Author: Mohammad Al Faruque, University of California Irvine, US

8.2 Hot Topic Session: No Power? No Problem! Exploiting Non-Volatility in Energy Constrained Environments

4BC 1700 - 1830

Organisers: Xiaobo Sharon Hu, University of Notre Dame, US**Michael Niemier**, University of Notre Dame, US**Chair:** Michael Niemier, University of Notre Dame, US**Co-Chair:** Pierre-Emmanuel Gaillardon, The University of Utah at Salt Lake City, US

With the rapid growth of the internet of things (IoT), demands for battery-less systems are ever increasing. Systems that can be powered by ambient energy sources would offer new opportunities and capabilities for personal entertainment, self-powered, computational systems have obvious societal benefits when deployed for medical monitoring, environmental sensing, etc. This hot topic session considers the current landscape of energy harvesting computing systems and highlights the need for power neutral systems. Subsequent presentations showcase emerging non-volatile memory and logic technologies that could enable battery-less computing systems.

1700

Energy-Driven Computing: Rethinking the Design of Energy Harvesting Systems

Speaker: Geoff Merrett, University of Southampton, GB
Authors: Geoff Merrett and Bashir Al-Hashimi, University of Southampton, GB

1730

Nonvolatile Processors: Why is it Trending?

Speaker: Vijaykrishnan Narayanan, Penn State University, US
Authors: Fang Su¹, Kaisheng Ma², Xueqing Li², Tongda Wu¹, Yongpan Liu¹ and Vijaykrishnan Narayanan²
¹Tsinghua University, CN; ²Penn State University, US

1800

Advanced Spintronic Memory and Logic For Non-Volatile Processors

Speaker: X. Sharon Hu, University of Notre Dame, US
Authors: Robert Perricone¹, Ibrahim Ahmed², Zhaoxin Liang³, Meghna Mankalale⁴, X. Sharon Hu¹, Chris H. Kim², Michael Niemier¹, Sachin Sapatnekar³ and Jian-Ping Wang²
¹University of Notre Dame, US; ²University of Minnesota, US; ³University of Minnesota, ; ⁴University Of Minnesota, US

8.3

Secure Processor Components

2BC 1700 - 1830

Chair: Patrick Schaumont, Virginia Tech, US
Co-Chair: Nele Mentens, KU Leuven, BE

Security concerns have put significant demands on hardware design of processors. In this session, papers will be presented that describe processor components designed to improve their performance, protect them more efficiently against side channel attacks and thereby improve the overall performance of processors used in secure applications.

1700

Automatic Generation of Formally-Proven Tamper-Resistant Galois-Field Multipliers Based on Generalized Masking Scheme

Speaker: Rei Ueno, Tohoku University, JP
Authors: Rei Ueno¹, Naofumi Homma¹, Sumio Morioka² and Takafumi Aoki¹
¹Tohoku University, JP; ²Interstellar Technologies Inc., JP

1730

SCAM: Secured Content Addressable Memory Based on Homomorphic Encryption

Speaker: Song Bian, Kyoto University, JP
Authors: Song Bian, Masayuki Hiromoto and Takashi Sato, Kyoto University, JP

1800

SPARX - A Side-Channel Protected Processor for ARX-based Cryptography

Speaker: Florian Bache, University of Bremen, DE
Authors: Florian Bache¹, Tobias Schneider², Amir Moradi² and Tim Güneysu³
¹University of Bremen, DE; ²Ruhr University Bochum, DE; ³University of Bremen & DFKI, DE

8.4

Advanced systems for healthcare and assistive technologies

3A 1700 - 1830

Chair: Ruben Braojos, EPFL, CH
Co-Chair: Luca Fanucci, University of Pisa, IT

This session focuses on embedded systems for human activity recognition and control. These systems combine flexible and dynamic hardware architectures with advanced novel signal processing techniques for activity recognition, myoelectric prosthesis control, motor intention decoding and brain computer interface. Finally, we will have two interactive presentations focused on embedded systems for diagnosis.

1700 **Adaptive Compressed Sensing at the Fingertip of Internet-of-Things Sensors: An Ultra-Low Power Activity Recognition**

Speaker: Hassan Ghasemzadeh, Washington State University, US
 Authors: Ramin Fallahzadeh¹, Josué Pagán² and Hassan Ghasemzadeh³
¹School of Electrical Engineering and Computer Science, Washington State University, US; ²Complutense University of Madrid, ES; ³Washington State University, US

1730 **A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller**

Speaker: Linus Witschen, Paderborn University, DE
 Authors: Alexander Boschmann¹, Georg Thombansen¹, Linus Witschen¹, Alex Wiens¹ and Marco Platzner²
¹Paderborn University, DE; ²University of Paderborn, DE

1800 **Microwatt End-to-End Digital Neural Signal Processing Systems for Motor Intention Decoding**

Speaker: Zhewei Jiang, Columbia University, US
 Authors: Zhewei Jiang¹, Chisung Bae², Joonseong Kang², Sang Joon Kim² and Mingoo Seok¹
¹Columbia University, US; ²Samsung Electronics, KR

1815 **An Embedded System Remotely Driving Mechanical Devices by P300 Brain Activity**

Speaker: Daniela De Venuto, Politecnico di Bari, IT
 Authors: Valerio F. Annese¹, Giovanni Mezzina² and Daniela De Venuto²
¹Politecnico di Bari, IT; ²Dept. of Electrical and Information Engineering, Politecnico di Bari, IT

IPs **IP4-1**

8.5 **Learning and Resilience Techniques for Green Computing**

3C 1700 - 1830

Chair: Muhammed Shafique, Vienna University of Technology (TU-Wien), AT
Co-Chair: Andreas Burg, EPFL, CH

The papers in this session discuss the use of learning as well as energy efficient circuit level implementation techniques for Neural Networks and for Green Computing in general.

1700 **Revamping Timing Error Resilience to Tackle Choke Points at NTC Systems**

Speaker: Aatreyi Bal, USU Bridge Lab, Utah State University, US
 Authors: Aatreyi Bal, Shamik Saha, Sanghamitra Roy and Koushik Chakraborty
 Utah State University, US

1730 **Efficient Neural Network Acceleration on GPGPU using Content Addressable Memory**

Speaker: Tajana Rosing, University of California at San Diego, US
 Authors: Mohsen Imani¹, Daniel Peroni¹, Yeseong Kim¹, Abbas Rahimi² and Tajana Rosing³
¹University of California San Diego, US; ²University of California Berkeley, US; ³UCSD, US

1800 **Chain-NN: An Energy-Efficient 1D Chain Architecture for Accelerating Deep Convolutional Neural Networks**

Speaker: Shihao Wang, Waseda University, JP
 Authors: Shihao Wang, Dajiang Zhou, Xushen Han and Yoshimura Takeshi, Waseda University, JP

1815

Continuous Learning of HPC Infrastructure Models using Big Data Analytics and In-Memory processing Tools

Speaker: Andrea Bartolini, ETH Zurich/University of Bologna, IT
Authors: Francesco Beneventi¹, Andrea Bartolini², Carlo Cavazzoni³ and Luca Benini⁴

¹DEI - University of Bologna, IT; ²University of Bologna, IT; ³Cineca, IT; ⁴Università di Bologna, IT

IPs

IP4-2, IP4-3

8.6

Hot Topic Session: Self-aware Systems: Concepts and Applications

5A 1700 - 1830

Organisers: Nikil Dutt, UC Irvine, US
Axel Jantsch, TU Wien, AT
Chair: Nikil Dutt, UC Irvine, US
Co-Chair: Amir Rahmani, TU Wien, AT

This special hot topic session addresses concepts and applications of self-awareness for engineered systems. Interest in self-awareness continues to grow with applications in diverse domains such as automotive, space, military, consumer electronics, industrial control, health care, etc. The first talk outlines the concepts of self-awareness in psychology, and its applicability in computing, as well as in the engineering of adaptive systems. The second talk reviews the role of self-awareness in autonomous driving systems and explains how system self-awareness has become an important foundation for reliable and flexible platform management of autonomous cars. The third talk presents a remote health monitoring and diagnostic system for holistic perception of a patient's situation, and demonstrates how self-awareness is leveraged through the use of wearable sensors, contextual knowledge of the patient's health situation, and automated reasoning of the patient's health situation.

1700

Self-aware Computing Systems: From Psychology to Engineering

Speaker and Author: Peter Lewis, Aston University, GB

1730

Self-awareness in autonomous systems: Self-driving cars

Speaker: Rolf Ernst, TU Braunschweig, DE
Authors: Johannes Schlatow¹, Mischa Möstl², Rolf Ernst², Marcus Nolte², Inga Jatzkowski², Markus Maurer², Christian Herber³ and Andreas Herkersdorf³
¹TU Braunschweig, Institute of Computer and Network Engineering, DE;
²TU Braunschweig, DE; ³Technische Universität München, DE

1800

Self-awareness in Remote Health Monitoring Systems through Wearable Electronics

Speaker: Axel Jantsch, TU Wien, AT
Authors: Arman Anzanour¹, Iman Azimi¹, Maximilian Götzinger¹, Amir M. Rahmani², Nima Taherinejad³, Pasi Liljeberg¹, Axel Jantsch³ and Nikil Dutt⁴
¹University of Turku, FI; ²University of California Irvine & TU Wien, US; ³Vienna University of Technology, AT; ⁴UC Irvine, US

8.7

Instruction-level and thread-level parallelism in embedded systems

3B 1700 - 1830

Chair: Oliver Bringmann, Universität Tübingen, DE
Co-Chair: Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE

The first paper in this session presents a novel open-source hardware/software infrastructure for dynamic binary translation. The second paper presents a mechanism to improve the floating point to fixed point conversion by exploiting word-level parallelism. The third paper presents a WCET analysis for multi-ple tasks on single-core systems.

WEDNESDAY 29 MARCH, 2017

1700 Hardware-Accelerated Dynamic Binary Translation

Speaker: Simon Rokicki, Université de Rennes ¹ / IRISA, FR
 Authors: Simon Rokicki¹, Erven Rohou² and Steven Derrien¹
¹Irisa, FR; ²Inria, FR

1730 Superword Level Parallelism aware Word Length Optimization

Speaker: Ali Hassan El Moussawi, INRIA, FR
 Authors: Ali Hassan EL Moussawi¹ and Steven Derrien²
¹INRIA, FR; ²sderrien, FR

1800 Schedulability-Aware SPM Allocation for Preemptive Hard Real-Time Systems with Arbitrary Activation Patterns

Speaker: Arno Luppold, Hamburg University of Technology, DE
 Authors: Arno Luppold¹ and Heiko Falk²
¹Hamburg University of Technology, DE; ²Hamburg University of Technology (TUHH), DE

IPs IP4-4, IP4-5, IP4-6**8.8****Panel: Technology startups. Vision from Academia and Industry**

Exhibition Theatre 1700 - 1830

Organiser: Marisa Lopez-Vallejo, UPM, ES**Moderator: Marisa Lopez-Vallejo**, UPM, ES

See Page 110

PARTY**DATE Party | Networking Event**

The Olympic Museum 1900 - 2300

See Page 13

9.1

Wearable and Smart Medical Devices Day: New tools and devices for chronic and acute care

5BC 0830 - 1000

Organisers: José L. Ayala, Universidad Complutense de Madrid, ES
Chris Van Hoof, IMEC, BE
Chair: Jose L. Ayala, Complutense University of Madrid, ES
Co-Chair: Nick Van Helleputte, imec, BE

This session will present the recent advances in medical devices for the clinical practice. We will attend how Industry and Academia work on designing novel wearable, ASICs and computational systems that help on promoting the novel healthcare paradigms in the treatment of chronic and acute diseases.

0830

Wearable Robotics in clinical practice: prospects

Speaker and Author: José Luis Pons, CSIC, ES

0900

Overcoming hearing loss through new implant technologies

Speaker and Author: Carl Van Himbeek, Cochlear Technology Centre, BE

0930

Circuits and systems as enablers for novel healthcare paradigms

Speaker and Author: Mario Konijnenburg, imec, BE

1000

Coffee Break in Exhibition Area

9.2

Emerging Schemes for Memory Management

4BC 0830 - 1000

Chair: Arne Heittman, RWTH, DE
Co-Chair: Costin Anghel, ISEP, FR

This topic covers aspects of emerging memory architectures and functional blocks with respect to performance and endurance enhancement. In particular caches, FTL, logic-in-memory and error correction schemes covering strategies like error correction wear leveling and cache replacement are covered. NVMs like PCM, Flash and RRAMs are considered in this track.

0830

A Log-aware Synergized Scheme for Page-level FTL Design

Speaker: Chu Li, Huazhong University of Science & Technology, CN
 Authors: Chu Li¹, Dan Feng¹, Yu Hua¹, Fang Wang¹, Chuntao Jiang² and Wei Zhou¹
¹Huazhong University of Science and Technology, CN; ²Illinois Institute of Technology, US

0900

MALRU: Miss-penalty Aware LRU-based Cache Replacement for Hybrid Memory Systems

Speaker: Chen Di, Huazhong University of Science and Technology, CN
 Authors: Di Chen, Hai Jin, Xiaofei Liao, Haikun Liu, Rentong Guo and Dong Liu, Huazhong University of Science and Technology, CN

0930

Endurance Management for Resistive Logic-In-Memory Computing Architectures

Speaker: Saeideh Shirinzadeh, University of Bremen, DE
 Authors: Saeideh Shirinzadeh¹, Mathias Soeken², Pierre-Emmanuel Gaillardon³, Giovanni De Micheli⁴ and Rolf Drechsler⁵
¹Group of Computer Architecture, University of Bremen, DE; ²EPFL, CH;
³University of Utah, US; ⁴Integrated Systems Laboratory, EPFL, Lausanne, Switzerland, CH; ⁵Group of Computer Architecture, University of Bremen, Cyber-Physical Systems, DFKI GmbH, Bremen, DE

0945

Live Together or Die Alone: Block Cooperation to Extend Lifetime of Resistive Memories

Speaker: David Kaeli, Northeastern University, US
 Authors: Mohammad Khavari Tavana, Amir Kavyan Ziabari and David Kaeli, Northeastern University, US

IPs

IP4-7, IP4-8, IP4-9

1000

Coffee Break in Exhibition Area

9.3

Hot Topic Session: Security in Cyber-Physical Systems: Attacks All The Way

2BC 0830 - 1000

Organisers: Anupam Chattopadhyay, Nanyang Technological University, SG
Muhammad Shafique, CARE-Tech, TU Wien, AT**Chair:** Ahmad Sadeghi, TU Darmstadt, DE**Co-Chair:** Muhammad Shafique, CARE-Tech, TU Wien, AT

The goal of this special session is to revisit the depth and breadth of CPS security, with focus on practical system and design automation aspects. In a practical system, the possible sources of security vulnerabilities and recent attacks are discussed, and it is argued that there are significant varieties of attacks that need to be accounted for in a holistic manner.

0830

Secure Cyber-Physical Systems: Current Trends, Tools and Open Research Problems

Speaker: Anupam Chattopadhyay, Nanyang Technological University, SG

Authors: Anupam Chattopadhyay¹, Alok Prakash¹ and Muhammad Shafique²¹Nanyang Technological University, SG; ²Vienna University of Technology (TU Wien), AT

0845

Don't Fall into a Trap: Physical Side-Channel Analysis of ChaCha20-Poly1305

Speaker: Bernhard Jungk, Temasek Laboratories @ Nanyang Technological University, SG

Authors: Bernhard Jungk¹ and Shivam Bhasin²¹Temasek Laboratories @ Nanyang Technological University, SG; ²TL@NTU, SG

0900

The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser

Onur Mutlu, ETH Zurich, CH

0915

Compromising FPGA SoCs using Malicious Hardware Blocks

Speaker: Nisha Jacob, Fraunhofer AISEC, DE

Authors: Nisha Jacob¹, Carsten Rolfes¹, Andreas Zankl¹, Johann Heyszl¹ and Georg Sigl²¹Fraunhofer Institute for Applied and Integrated Security (AISEC), DE;²Technische Universität München, DE

0930

Inspiring Trust in Outsourced Integrated Circuit Fabrication

Speaker and Author: Siddharth Garg, New York University, US

0945

Analyzing Security Breaches of Countermeasures Throughout the Refinement Process in Hardware Design Flow

Speaker: Jean-Luc Danger, Secure-IC, FR

Authors: Sylvain Guilley, Jean-Luc Danger, Philippe Nguyen, Robert Nguyen and Youssef Souissi, Secure-IC S.A.S., FR

1000

Coffee Break in Exhibition Area

9.4

Design Space Exploration

3A 0830 - 1000

Chair: Lars Bauer, KIT Karlsruhe, DE**Co-Chair:** Alberto Del Barrio, Universidad Computense de Madrid, ES

This session features methods that extract desired implementation options from the huge design space of digital systems. The first talk presents a method to pick valuable operating points from a Pareto optimal set of task mappings for an efficient online resource management. The second presentation presents a rapid estimation framework to evaluate performance/area metrics of various accelerator options for an application at an early design phase. A design space exploration for implementing convolutional layers of neural networks is presented in the third talk in order to maximize the performance. The fourth talk presents an HLS scheduling method that is optimized for incorpo-

rating Radix 8 Booth multipliers. The session concludes with two short introductions of interactive presentations.

0830 Automatic Operating Point Distillation for Hybrid Mapping Methodologies

Speaker: Behnaz Pourmohseni, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE

Authors: Behnaz Pourmohseni¹, Michael Glaß² and Jürgen Teich³

¹Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE; ²Ulm University, DE; ³University of Erlangen-Nuremberg, DE

0900 Design Space Exploration of FPGA-based Accelerators with Multi-level Parallelism

Speaker: Guanwen Zhong, National University of Singapore, SG

Authors: Guanwen Zhong¹, Alok Prakash², Siqi Wang¹, Yun (Eric) Liang³, Tulika Mitra¹ and Smail Niar⁴

¹National University of Singapore, SG; ²Nanyang Technological University, SG; ³Peking University, CN; ⁴LAMIH-University of Valenciennes, FR

0930 Design Space Exploration of FPGA Accelerators for Convolutional Neural Networks

Speaker: Jongeun Lee, UNIST, KR

Authors: Atul Rahman¹, Sangyun Oh², Jongeun Lee³ and Kiyoung Choi⁴

¹Samsung Electronics, KR; ²UNIST, KR; ³Ulsan National Institute of Science and Technology (UNIST), KR; ⁴Seoul National University, KR

0945 A Slack-based Approach to Efficiently Deploy Radix 8 Booth Multipliers

Speaker: Alberto Antonio Del Barrio, Universidad Complutense de Madrid, ES

Authors: Alberto Antonio Del Barrio Garcia and Hermida Roman, Complutense University of Madrid, ES

IPs IP4-10

1000 Coffee Break in Exhibition Area

9.5 Modeling and optimization of Internet-of-things (IoT) devices

3C 0830 - 1000

Chair: William Fornaciari, Politecnico di Milano, IT

Co-Chair: Shusuke Yoshimoto, Osaka University, JP

Modeling and optimization of Internet-of-things (IoT) devices from energy sources to computing components including battery, energy harvesting system, power converter, and microprocessor

0830 Measurement and Validation of Energy Harvesting IoT Devices

Speaker: Lukas Sigrüst, ETH Zurich, CH

Authors: Lukas Sigrüst¹, Andres Gomez¹, Roman Lim¹, Stefan Lippuner¹, Matthias Leubin¹ and Lothar Thiele²

¹ETH Zurich, CH; ²Swiss Federal Institute of Technology Zurich, CH

0900 A Methodology for the Design of Dynamic Accuracy Operators by Runtime Back Bias

Speaker: Daniele Jahier Pagliari, Politecnico di Torino, IT

Authors: Daniele Jahier Pagliari¹, Yves Durand², David Coriat², Anca Molnos², Edith Beigne², Enrico Macii¹ and Massimo Poncino¹

¹Politecnico di Torino, IT; ²CEA-LETI, FR

0930 A Scan-Chain Based State Retention Methodology for IoT Processors Operating on Intermittent Energy

Speaker: Pascal Alexander Hager, ETH Zürich, CH

Authors: Pascal Alexander Hager¹, Hamed Fatemi², Jose Pineda² and Luca Benini³

¹ETH Zurich, CH; ²NXP Semiconductors, NL; ³Università di Bologna, IT

0945

A Circuit-Equivalent Battery Model Accounting for the Dependency on Load Frequency

Speaker: Enrico Macii, Politecnico di Torino, IT

Authors: Yukai Chen, Enrico Macii and Massimo Poncino, Politecnico di Torino, IT

IPs

IP4-11, IP4-12

1000

Coffee Break in Exhibition Area

9.6

Reliability and Optimization Techniques for Analog Circuits

5A 0830 - 1000

Chair: Manuel Barragan, TIMA, FR

Co-Chair: Said Hamdioui, TU Delft, NL

The first two papers discuss optimizations for yield and performances of analog circuits. The third paper proposes methods for flip-flop soft error protection in sequential circuits while the last paper discusses methods based on machine learning for timing error detection.

0830

SLoT: A Supervised Learning Model to Predict Dynamic Timing Errors of Functional Units

Speaker: Xun Jiao, University of California San Diego, US

Authors: Xun Jiao¹, Yu Jiang², Abbas Rahimi³ and Rajesh Gupta¹¹University of California, San Diego, US; ²Tsinghua University, CN; ³University of California, Berkeley, US

0900

Exploiting Data-Dependence and Flip-Flop Asymmetry for Zero-Overhead System Soft Error Mitigation

Speaker: Liangzhen Lai, ARM Inc., US

Authors: Liangzhen Lai and Vikas Chandra, ARM, US

0915

Subgradient Based Multiple-Starting-Point Algorithm for Non-Smooth Optimization of Analog Circuits

Speaker: Wenlong Lv, Fudan University, CN

Authors: Wenlong Lv¹, Fan Yang¹, Changhao Yan¹, Dian Zhou² and Xuan Zeng¹¹Fudan University, CN; ²University of Texas at Dallas, US

0930

Efficient Yield Optimization Method using a Variable K-Means Algorithm for Analog IC Sizing

Speaker: António Canelas, Instituto de Telecomunicações/Instituto Superior Técnico – ULisbon, PT

Authors: António Canelas¹, Ricardo Martins¹, Ricardo Povo², Nuno Lourenço¹ and Nuno Horta¹¹Instituto de Telecomunicações/Instituto Superior Técnico – ULisbon, PT;²Instituto de Telecomunicações/Instituto Superior Técnico - ULisbon, PT

IPs

IP4-13, IP4-14, IP4-15, IP4-16

1000

Coffee Break in Exhibition Area

9.7

Front-row seats for Temperature and Variability

3B 0830 - 1000

Chair: Marina Zapater Sancho, EPFL, CH

Co-Chair: Giovanni Ansaloni, USI, CH

This session sets highlights on the impact of temperature and variability sources at the overall system level. Firstly, an approach that incorporates leakage in thermal simulations is presented and a thermal simulation framework is devised. After that, temperature is not only estimated but also minimized in the context of global interconnects by means of an analytic methodology. Finally, timing variability plays its role in the session and its effects in variable-latency designs.

0830 **An Efficient Leakage-Aware Thermal Simulation Approach for 3D-ICs Using Corrected Linearized Model and Algebraic Multigrid**

Speaker: Chao Yan, Microelectronics Dept., Fudan University, CN
 Authors: Chao Yan¹, Hengliang Zhu¹, Dian Zhou² and Xuan Zeng¹
¹Fudan University, CN; ²University of Texas at Dallas, US

0900 **A Thermally-Aware Energy Minimization Methodology for Global Interconnects**

Speaker: Massoud Pedram, University of Southern California, US
 Authors: Soheil Nazar Shahsavani¹, Alireza Shafaei Bejestan¹, Shahin Nazarian¹ and Massoud Pedram²
¹University of Southern California, US; ²USC, US

0930 **Analysis and Optimization of Variable-Latency Designs in the Presence of Timing Variability**

Speaker: Kai-Chiang Wu, Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan, TW
 Authors: Chang-Lin Tsai, Chao-Wei Cheng, Ning-Chi Huang and Kai-Chiang Wu, National Chiao Tung University, TW

IPs **IP4-17, IP4-18**

1000 Coffee Break in Exhibition Area

9.8 The Internet of INSECURE Things

Exhibition Theatre 0830 - 1000

Organiser: Marcello Coppola, STMicroelectronics, FR
 See Page 111

1000 Coffee Break in Exhibition Area

IP4 Interactive Presentations

IP sessions (in front of rooms 4A and 5A) 1000 - 1030

Interactive Presentations run simultaneously during a 30-minute slot. A poster associated to the IP paper is on display throughout the morning. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation. At the end of each afternoon Interactive Presentations session the award 'Best IP of the Day' is given.

IP4-1 **1024-Channel 3D Ultrasound Digital Beamformer in a Single 5W FPGA**

Speaker: Aya Ibrahim, EPFL, CH
 Authors: Federico Angiolini¹, Aya Ibrahim¹, William Simon¹, Ahmet Caner Yüzügüler¹, Marcel Arditi¹, Jean-Philippe Thiran¹ and Giovanni De Micheli²
¹EPFL, CH; ²École Polytechnique Fédérale de Lausanne (EPFL), CH

IP4-2 **LAANT: A Library to Automatically Optimize EDP for OpenMP Applications**

Speaker: Arthur Francisco Lorenzon, Federal University of Rio Grande do Sul, BR
 Authors: Arthur Lorenzon, Jackson Dellagostin Souza and Antonio Carlos Schneider Beck Filho, Universidade Federal do Rio Grande do Sul, BR

IP4-3 **Improving the Accuracy of the Leakage Power Estimation of Embedded CPUs**

Speaker: Shiao-Li Tsao, National Chiao Tung University, TW
 Authors: Ting-Wu Chin, Shiao-Li Tsao, Kuo-Wei Hung and Pei-Shu Huang, National Chiao Tung University, TW

IP4-4 **Schedule-Aware Loop Parallelization for Embedded MPSoCs by Exploiting Parallel Slack**

Speaker: Miguel Angel Aguilar, RWTH Aachen University, DE
 Authors: Miguel Angel Aguilar¹, Rainer Leupers¹, Gerd Ascheid¹, Nikolaos Kavvadias² and Liam Fitzpatrick²
¹RWTH Aachen University, DE; ²Silexica Software Solutions GmbH, DE

- IP4-5 Reducing Code Management Overhead in Software-Managed Multicores**
Speaker: Aviral Shrivastava, Arizona State University, US
Authors: Jian Cai¹, Yooseong Kim¹, Youngbin Kim², Aviral Shrivastava¹ and Kyoungwoo Lee²
¹Arizona State University, US; ²Yonsei University, KR
- IP4-6 Performance Evaluation and Optimization of HBM-Enabled GPU for Data-intensive Applications**
Speaker: Yuan Xie, University of California, Santa Barbara, US
Authors: Maohua Zhu¹, Youwei Zhuo², Chao Wang³, Wenguang Chen⁴ and Yuan Xie¹
¹University of California, Santa Barbara, US; ²University of Southern California, US; ³University of Science and Technology of China, CN; ⁴Tsinghua University, CN
- IP4-7 DAC: Dedup-Assisted Compression Scheme for Improving Lifetime of NAND storage systems**
Speaker: Jisung Park, Seoul National University, KR
Authors: Jisung Park¹, Sungjin Lee² and Jihong Kim¹
¹Seoul National University, KR; ²Inha University, KR
- IP4-8 Lifetime Adaptive ECC in NAND Flash Page Management**
Speaker: Shunzhuo Wang, Huazhong University of Science and Technology, CN
Authors: Shunzhuo Wang¹, Fei Wu¹, Zhonghai Lu², You Zhou¹, Qin Xiong¹, Meng Zhang¹ and Changsheng Xie¹
¹Huazhong University of Science and Technology, CN; ²KTH Royal Institute of Technology, SE
- IP4-9 3D-DPE: A 3D High-Bandwidth Dot-Product Engine for High-Performance Neuromorphic Computing**
Speaker: Miguel Lastras-Montaña, University of California, Santa Barbara, US
Authors: Miguel Angel Lastras-Montaña¹, Bhaswar Chakrabarti¹, Dmitri B. Strukov¹ and Kwang-Ting Cheng²
¹UCSB, US; ²HKUST, HK
- IP4-10 A Schedulability Test for Software Migration on Multicore Systems**
Speaker: Jung-Eun Kim, Department of Computer Science at the University of Illinois at Urbana-Champaign, US
Authors: Jung-Eun Kim¹, Richard Bradford², Tarek Abdelzaher³ and Lui Sha³
¹Department of Computer Science, University of Illinois at Urbana-Champaign, US; ²Rockwell Collins, Cedar Rapids, IA, US; ³University of Illinois, US
- IP4-11 Adaptive Power Delivery System Management for Many-Core Processors with On/Off-Chip Voltage Regulators**
Speaker: Haoran Li, The Hong Kong University of Science and Technology, HK
Authors: Haoran Li, Jiang Xu, Zhe Wang, Peng Yang, Rafael Kioji Vivas Maeda and Zhongyuan Tian, The Hong Kong University of Science and Technology, HK
- IP4-12 Flying and Decoupling Capacitance Optimization for Area-Constrained On-Chip Switched-Capacitor Voltage Regulators**
Speaker: Xiaoyang Mi, Arizona State University, US
Authors: Xiaoyang Mi¹, Hesam Fathi Moghadam² and Jae-sun Seo¹
¹Arizona State University, US; ²Oracle Corporation, US
- IP4-13 Enhancing Analog Yield Optimization for Variation-aware Circuits Sizing**
Speaker: Ons Lahiouel, Concordia University, CA
Authors: Ons Lahiouel, Mohamed H. Zaki and Sofiene Tahar, Concordia University, CA
- IP4-14 A New Sampling Technique for Monte Carlo-based Statistical Circuit Analysis**
Speaker: Hiwa Mahmoudi, Vienna University of Technology, AT
Authors: Hiwa Mahmoudi and Horst Zimmermann, Vienna University of Technology, AT
- IP4-15 Automatic Technology Migration of Analog IC Designs using Generic Cell Libraries**
Speaker: Nuno Horta, Instituto de Telecomunicações / Instituto Superior Técnico, PT
Authors: Jose Cachaco¹, Nuno Machado¹, Nuno Lourenco¹, Jorge Guilherme² and Nuno Horta³
¹Instituto de Telecomunicações/Instituto Superior Técnico, PT; ²Instituto de Telecomunicações/Instituto Politécnico de Tomar, PT; ³Instituto de Telecomunicações/Instituto Superior Técnico, PT

IP4-16 Noise-Sensitive Feedback Loop Identification in Linear Time-Varying Analog Circuits

Speaker: Peng Li, Texas A&M University, US

Authors: Ang Li¹, Peng Li¹, Tingwen Huang² and Edgar Sánchez-Sinencio¹¹Texas A&M University, US; ²Texas A&M University at Qatar, QA**IP4-17 CAnDy-TM: Comparative Analysis of Dynamic Thermal Management in Many-Cores using Model Checking**

Speaker: Muhammad Shafique, Institute of Computer Engineering, Vienna University of Technology (TU Wien), AT

Authors: Syed Ali Asadullah Bukhari¹, Faiq Khalid Lodhi², Osman Hasan², Muhammad Shafique³ and Joerg Henkel⁴¹National University of Sciences and Technology - School of Electrical Engineering and Computer Science, PK; ²School of Electrical Engineering and Computer Science National University of Sciences and Technology (NUST), PK; ³Vienna University of Technology (TU Wien), AT; ⁴KIT, DE**IP4-18 Power pre-characterized meshing algorithm for finite element thermal analysis of integrated circuits**

Speaker: Shohdy Abdelkader, Software Developer, EG

Authors: Shohdy Abdelkader¹, Alaa ElRouby² and Mohamed Dessouky¹¹Mentor Graphics, EG; ²Electric and Electronic Department, Faculty of Engineering and Natural Science, Yildirim Beyazit University, TR

1100 Session 10

10.1 Wearable and Smart Medical Devices Day: Diagnosis and prevention systems

5BC 1100 - 1230

Organisers: José L. Ayala, Universidad Complutense de Madrid, ES**Chris Van Hoof**, IMEC, BE**Chair:** Olivier Romain, Université de Cergy-Pontoise, FR**Co-Chair:** Nick Van Helleputte, imec, BE

This session will present novel approaches, techniques and devices for the improvement of diagnosis and prevention systems. Improved bioanalytics-on-chip designs, wearables in the prevention of elderly, computational mechanisms for prevention of symptoms, and bioelectronics medicines will be covered.

1100 Enabling technologies for next generation bioanalytics on chip

Speaker and Author: Carlota Guiducci, EPFL, CH

1120 Bioelectronics Medicines - Bridging Biology with Technology

Speaker and Author: Firat Yazicioglu, GSK, BE

1145 An Optimal Approach for Low-Power Migraine Prediction Models in the State-of-the-Art Wireless Monitoring Devices

Speaker: Josué Pagán, Universidad Complutense de Madrid, ES

Authors: Josué Pagán¹, Ramin Fallahzadeh², Hassan Ghasemzadeh³, Jose Manuel Moya⁴, José Luis Risco Martín¹ and Jose L. Ayala¹¹Complutense University of Madrid, ES; ²School of Electrical Engineering and Computer Science, Washington State University, US; ³Washington State University, US; ⁴Universidad Politécnica de Madrid, ES**1205 Wearable electronics – what is it good for – and what is missing to support the quality of life of elderly people?**

Speaker and Author: Ralf Brederlow, Kilby Labs at Texas Instruments, DE

1230 Lunch Break in Garden Foyer

10.2

Hot Topic Session: EDA as an Emerging Technology Enabler

4BC 1100 - 1230

Organisers: Pierre-Emmanuel Gaillardon¹, The University of Utah at Salt Lake City, US**Mathias Soeken**, EPFL, CH**Chair:** Mathias Soeken, EPFL, CH**Co-Chair:** Ian O'Connor, Ecole Centrale de Lyon, FR

In this hot topic session, we demonstrate how design automation enables emerging technologies. Four talks will be provided. The first talk will review how logic synthesis has and is still enabling today's technologies and will also outline the requirements of design automation for the technologies of tomorrow. The other three talks present several emerging technologies, such as carbon nanotubes, spin wave devices, quantum-dot cellular automata, nanomagnetic logic and quantum computing, and illustrate how design automation plays a central role in their development.

1100

Logic Optimization and Synthesis: Trends and Directions in Industry

Speaker: Luca Amaru, Synopsys Inc., US

Authors: Luca Amaru, Patrick Vuillod, Jiong Luo and Janet Olson, Synopsys, US

1122

Carbon Nanotubes Enable Major Energy Efficiency Benefits for Sub-10nm Digital Systems

Speaker: Gage Hills, Stanford University, US

Authors: Gage Hills¹, Max Shulaker², Chi-Shuen Lee³, Peter Debacker⁴, Marie Garcia Bardon⁵, Dmitry Yakimets⁵, Romain Ritzenthaler⁵, Iuliana Radu⁵, Francky Catthoor⁵, Praveen Raghavan⁶, Aaron Thean⁷, H.-S. Philip Wong³ and Subhasish Mitra³¹Department of Electrical Engineering, Stanford University, US; ²MIT, US;³Stanford University, US; ⁴imec vzw, BE; ⁵IMEC, BE; ⁶imec, BE; ⁷NU Singapore, SG

1145

Wave Pipelining for Majority-based Beyond-CMOS Technologies

Speaker: Odysseas Zografos, imec, BE

Authors: Odysseas Zografos¹, Anton De Meester¹, Eleonora Testa², Mathias Soeken², Pierre-Emmanuel Gaillardon³, Giovanni De Micheli⁴, Luca Amaru⁵, Praveen Raghavan⁶, Francky Catthoor¹ and Rudy Lauwereins¹¹IMEC, BE; ²EPFL, CH; ³University of Utah, US; ⁴École Polytechnique Fédérale de Lausanne (EPFL), CH; ⁵Synopsys, US; ⁶imec, BE

1207

Design Automation for Quantum Architectures

Speaker: Martin Roetteler, Microsoft Research, US

Authors: Martin Roetteler, Krysta M. Svore, Dave Wecker and Nathan Wiebe, Microsoft, US

1230

Lunch Break in Garden Foyer

10.3

Side-Channel Attacks

2BC 1100 - 1230

Chair: Oscar Reparaz, KU Leuven, BE**Co-Chair:** Wieland Fischer, Infineon, DE

This session introduces new side-channel attacks techniques against cryptographic primitives, namely leakage resilient protocols and storage encryption based on AES. Also a power measurement setup specifically targeting static power consumption is presented and evaluated from the side-channel attack viewpoint.

1100

Side-Channel Plaintext-Recovery Attacks on Leakage-Resilient Encryption

Speaker: Thomas Unterluggauer, Graz University of Technology, AT

Authors: Thomas Unterluggauer, Mario Werner and Stefan Mangard, Graz University of Technology, AT

1130

Static Power Side-Channel Analysis of a Threshold Implementation Prototype Chip

Speaker: Thorben Moos, Horst Görtz Institute for IT-Security, Ruhr-Universität Bochum, DE

Authors: Thorben Moos¹, Amir Moradi² and Bastian Richter¹¹Ruhr-Universität Bochum, DE; ²Ruhr University Bochum, DE

1200

Side-Channel Power Analysis of XTS-AES

Speaker: Chao Luo, Northeastern University, CN

Authors: Chao Luo, Yunsu Fei and A. Adam Ding, Northeastern University, US

IPs

IP5-1

1230

Lunch Break in Garden Foyer

10.4

Emerging Architectures for Reconfigurable Computing

3A 1100 - 1230

Chair: Alessandro Cilardo, University of Naples Federico II, IT

Co-Chair: Florent de Dinechin, ENS-Lyon, FR

This session presents a view of future reconfigurable architectures. These include a field programmable transistor array, a programmable methodology for power gating FPGA routing network, and a dynamic instruction issue technique for coarse grain reconfigurable architectures.

1100

A Field Programmable Transistor Array Featuring Single-Cycle Partial/Full Dynamic Reconfiguration

Speaker: Carl Sechen, The University of Texas at Dallas, US

Authors: Jingxiang Tian, Gaurav Rajavendra Reddy, Jiajia Wang, William Swartz Jr., Yiorgos Makris and Carl Sechen, The University of Texas at Dallas, US

1130

A Power Gating Switch Box Architecture in Routing Network of SRAM-Based FPGAs in Dark Silicon Era

Speaker: Hossein Asadi, Sharif University of Technology, IR

Authors: Zeinab Seifoori, Behnam Khaleghi and Hossein Asadi, Sharif University of Technology, IR

1200

A static-placement, dynamic-issue framework for CGRA loop accelerator

Speaker: Zhongyuan Zhao, Department of NaNo/Micro Electronics, CN

Authors: Zhongyuan Zhao¹, Weiguang Sheng¹, Weifeng He¹, Zhigang Mao¹ and Zhaoshi Li²

¹Shanghai JiaoTong University, CN; ²Tsinghua University, Beijing, CN

1230

Lunch Break in Garden Foyer

10.5

Emerging NoC Directions

3C 1100 - 1230

Chair: Jiang Xu, Hong Kong University of Science and Technology, HK

Co-Chair: Tushar Krishna, GeorgiaTech, US

This session presents papers on emerging directions in NoC design. The first paper uses machine learning for effective power management in NoCs. The next three papers use emerging technologies - wireless, 3D, and Optical - for efficient on-chip communications.

1100

Machine Learning Enabled Power-Aware Network-on-Chip Design

Speaker: Avinash Kodi, Ohio University, US

Authors: Dominic DiTomaso¹, Ashif Sikder¹, Avinash Kodi¹ and Ahmed Louri²

¹Ohio University, US; ²George Washington University, US

1130

Performance Evaluation and Design Trade-offs for Wireless-enabled SMART NoC

Speaker: Karthi Duraisamy, Washington State University, US

Authors: Karthi Duraisamy and Partha Pande, Washington State University, US

1200

Robust TSV-based 3D NoC Design to Counteract Electromigration and Crosstalk Noise

Speaker: Partha Pande, Washington State University, US
 Authors: Sourav Das¹, Janardhan Rao Doppa¹, Partha Pande¹ and Krishnendu Chakrabarty²
¹Washington State University, US; ²Duke University, US

1215

Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC

Speaker: Jiating Luo, INRIA/IRISA, FR
 Authors: Jiating Luo¹, Ashraf Elantably¹, Pham Van-Dung¹, Cedric Killian¹, Daniel Chillet¹, Sébastien Le Beux², Olivier Sentieys³ and Ian O'Connor²
¹INRIA/IRISA, FR; ²Lyon Institute of Nanotechnology, FR; ³INRIA, FR

1230

Lunch Break in Garden Foyer

10.6

Approximate computing and neural networks for novel communication and multimedia systems

5A 1100 - 1230

Chair: Norbert Wehn, Technical University Kaiserslautern, DE
Co-Chair: Gerogios Keramidas, Think Silicon, GR

In this session ideas related to approximate computing and neural networks are presented, which can be applied in novel communication and multimedia systems.

1100

Exploiting Special-Purpose Function Approximation For Hardware-Efficient QR-Decomposition

Speaker: Jochen Rust, University of Bremen, DE
 Authors: Jochen Rust¹ and Steffen Paul²
¹University of Bremen, DE; ²University Bremen, DE

1130

Embracing Approximate Computing for Energy-Efficient Motion Estimation in High Efficiency Video Coding

Speaker: Muhammad Shafique, Vienna University of Technology (TU Wien), AT
 Authors: Walaa El-Harouni¹, Semeen Rehman², Bharath Srinivas Prabhakaran², Akash Kumar², Rehan Hafiz⁴ and Muhammad Shafique⁵
¹Private Researcher, DE; ²TU Dresden, DE; ³Technische Universitaet Dresden, DE; ⁴ITU, PK; ⁵Vienna University of Technology (TU Wien), AT

1200

Hardware Architecture of Bidirectional Long Short-Term Memory Neural Network for Optical Character Recognition

Speaker: Vladimir Rybalkin, TU Kaiserslautern, DE
 Authors: Vladimir Rybalkin¹, Mohammad Reza Yousefi², Norbert Wehn¹ and Didier Stricker³
¹University of Kaiserslautern, DE; ²Augmented Vision Department, German Research Center for Artificial Intelligence (DFKI), DE; ³German Research Center for Artificial Intelligence (DFKI), DE

IPs

IP5-2

1230

Lunch Break in Garden Foyer

10.7

Adaptive and Resilient Cyber-Physical Systems

3B 1100 - 1230

Chair: Rolf Ernst, TU Braunschweig, DE
Co-Chair: Paul PoP, Technical University of Denmark, DK

The session contains four regular papers and four IP papers addressing different aspects of adaptivity and resilience for Cyber-Physical Systems. The topic of the first paper is distributed architectures for deep neural networks executing on a set of mobile nodes. The second paper considers scheduling of imprecise computation tasks on MPSoC systems taking the uncertainty of harvested energy into account. The final two papers both consider resilience of CPS. The first presents a scheme for preventing GPS-based hijacking of drones and the last considers how to avoid adversaries from learning what is printed using a 3D

printer. The four IP papers considers control and scheduling co-design, contract-based design, medical CPS, utility-driven data transmission strategies for CPS.

- 1100 **MoDNN: Local Distributed Mobile Computing System for Deep Neural Network**
 Speaker: Yiran Chen, University of Pittsburgh, US
 Authors: Jiachen Mao¹, Xiang Chen², Kent W. Nixon¹, Christopher Krieger³ and Yiran Chen¹
¹University of Pittsburgh, US; ²George Mason University, US; ³University of Maryland, Baltimore County, US
- 1130 **Energy-Adaptive Scheduling of Imprecise Computation Tasks for QoS Optimization in Real-Time MPSoC Systems**
 Speaker: Tongquan Wei, East China Normal University, CN
 Authors: Junlong Zhou¹, Jianming Yan¹, Tongquan Wei¹, Mingsong Chen¹ and X, Sharon Hu²
¹East China Normal University, CN; ²University of Notre Dame, US
- 1200 **Fix the Leak! An Information Leakage Aware Secured Cyber-Physical Manufacturing System**
 Speaker: Mohammad Al Faruque, UCI, US
 Authors: Sujit Rokka Chhetri¹, Sina Faezi¹ and Mohammad Al Faruque²
¹University of California, Irvine, US; ²University of California Irvine, US
- 1215 **Efficient Drone Hijacking Detection using Onboard Motion Sensors**
 Speaker: Zhiwei Feng, Northeastern University, China, CN
 Authors: Zhiwei Feng¹, Nan Guan², Mingsong Lv¹, Weichen Liu³, Qingxu Deng¹, Xue Liu⁴ and Wang Yi¹
¹Northeastern University, CN; ²Hong Kong Polytechnic University, HK; ³Chongqing University, CN; ⁴McGill University, CA
- IPs **IP5-3, IP5-4, IP5-5, IP5-6**

10.8a Smart and Wearable Sensors for Health

Exhibition Theatre 1100 - 1200
Organiser: Patrick Mayor, EPFL, CH
 See Page 111

10.8b IoT Edge Devices

Exhibition Theatre 1200 - 1230
 See Page 111

1230 Lunch Break in Garden Foyer

11.0 LUNCH TIME KEYNOTE SESSION

Garden Foyer 1320 - 1350
Chair: David Atienza, EPFL, CH
 See Page 10

- 1320 **The Engineering to Medicine Metamorphosis**
 Speaker and Author: Sani R. Nassif, Radyalis LLC, US
- 1400 Session 11

11.1

Wearable and Smart Medical Devices Day: HW and SW design constraints in medical devices

5BC 1400 - 1530

Organisers: José L. Ayala, Universidad Complutense de Madrid, ES
Chris Van Hoof, IMEC, BE**Chair:** Maurizio Rossi, University of Trento, IT**Co-Chair:** José L. Ayala, Universidad Complutense de Madrid, ES

This session will present the current efforts on making optimal electronic designs for biomedical devices. Therefore, the issues of low power consumption, reconfigurability and design challenges will be analysed in a broad range of medical applications.

1400

Reconfigurable Embedded Systems Applications for Versatile Biomedical Measurements**Speaker:** Luca Cerina, Politecnico di Milano, IT**Authors:** Luca Cerina¹ and Marco D. Santambrogio²¹politecnico di milano, IT; ²Politecnico di Milano, IT

1430

Ultra low power microelectronics for wearable and medical devices**Speaker:** Pierre-François Rüedi, CSEM, CH**Authors:** Pierre-François Rüedi, André Bischof, Marcin Kamil Augustyniak, Pascal Persechini, Jean-Luc Nagel, Marc Pons, Stephane Emery and Olivier Chételat, CSEM S.A., CH

1500

Design Challenges for Wearable EMG Applications**Speaker:** Elisabetta Farella, Fondazione Bruno Kessler - ICT Center, IT**Authors:** Bojan Milosevic¹, Simone Benatti² and Elisabetta Farella¹¹Fondazione Bruno Kessler (FBK), IT; ²Università di Bologna, IT

1530

Coffee Break in Exhibition Area

11.2

Emerging Technologies for Future Memory Design

4BC 1400 - 1530

Chair: Weisheng Zhao, Beihang University, CN**Co-Chair:** Jean-Michel Portal, Aix-Marseille Université, FR

Memory design based on emerging technologies is critical for the future VLSI design targeting low power and high performance. This session involves novel design method and evaluation tool for emerging technologies (i.e. STT-MRAM, Racetrack memory, Phase Change Memory and Ferroelectric memory etc.) including variation aware design, novel architecture implementation and reliability concern.

1400

Hybrid VC-MTJ/CMOS Non-volatile Stochastic Logic for Efficient Computing**Speaker:** Shaodi Wang, University of California, Los Angeles, US**Authors:** Shaodi Wang¹, Saptadeep Pal¹, Tianmu Li², Andrew Pan², Cecile Grezes², Pedram Khalili-Amiri², Kang L. Wang² and Puneet Gupta²¹University of California, Los Angeles, US; ²UCLA, US

1430

Design and Benchmarking of Ferroelectric FET based TCAM**Speaker:** Xunzhao Yin, University of Notre Dame, US**Authors:** Xunzhao Yin, Michael Niemier and X. Sharon Hu, University of Notre Dame, US

1500

Leveraging Access Port Positions to Accelerate Page Table Walk in DWM Main Memory**Speaker:** Chengmo Yang, University of Delaware, US**Authors:** Hoda Aghaei Khouzani¹, Pouya Fotouhi², Chengmo Yang¹ and Guang R. Gao²¹University of Delaware, US; ²Department of Electrical and Computer Engineering, University of Delaware, US

1515 **VAET-STT: A Variation Aware Estimator Tool for STT-MRAM based Memories**

Speaker: Sarath Mohanachandran Nair, KIT, Germany, DE
 Authors: Sarath Mohanachandran Nair¹, Rajendra Bishnoi², Mohammad Saber Golanbari¹, Fabian Oboril¹ and Mehdi Tahoori¹
¹Karlsruhe Institute of Technology, DE; ²Karlsruhe Institute of Technology, DE

IPs **IP5-7, IP5-8**

1530 Coffee Break in Exhibition Area

11.3 Exploiting Heterogeneity for Big Data Computing

2BC 1400 - 1530

Chair: Georgios Keramidas, Think Silicon S.A./Technological Educational Institute of Western Greece, GR
Co-Chair: Houman Homayoun, George Mason University, US

This session introduces new approaches for building reconfigurable accelerators and heterogeneous architectures integrating big-little cores, FPGA hardware, and coarse grain reconfigurable array architectures targeting emerging applications such as Hadoop map reduce framework and neural networks.

1400 **A Novel Zero Weight/Activation-Aware Hardware Architecture of Convolutional Neural Network**

Speaker: Dongyoung Kim, Seoul National University, KR
 Authors: Dongyoung Kim, Junwhan Ahn and Sungjoo Yoo, Seoul National University, KR

1430 **A Mechanism for Energy-efficient Reuse of Decoding and Scheduling of x86 Instruction Streams**

Speaker: Antonio Carlos S. Beck, Universidade Federal do Rio Grande do Sul, BR
 Authors: Marcelo Brandalero and Antonio Carlos Schneider Beck, Universidade Federal do Rio Grande do Sul, BR

1500 **Understanding the Impact of Precision Quantization on the Accuracy and Energy of Neural Networks**

Speaker: Sherief Reda, Brown University, US
 Authors: Soheil Hashemi, Nicholas Anthony, Hokchay Tann, Iris Bahar and Sherief Reda, Brown University, US

1515 **Big vs Little Core for Energy-Efficient Hadoop Computing**

Speaker: Houman Homayoun, George Mason University, US
 Authors: Maria Malik¹, Katayoun Neshatpour¹, Tinoosh Mohsenin², Avesta Sasan¹ and Houman Homayoun¹
¹George Mason University, US; ²University of Maryland Baltimore County, US

IPs **IP5-9, IP5-10**

1530 Coffee Break in Exhibition Area

11.4 Advances in Timing and Layout

3A 1400 - 1530

Chair: Mark Po-Hung Lin, National Chung Cheng University, TW
Co-Chair: Ibrahim Elfadel, Masdar Institute of Technology, AE

This session focuses on issues related to timing and layout in the presence of manufacturing variability and photolithographic limitations. The first paper reduces pessimism in timing analysis by estimating path sensitization while accounting for delay variations. The second paper enables patterning with reduced wirelength and overlay violation through placement refinement. The third paper improves manufacturability with an optimization algorithm for cut locations in line-end process. The last paper discusses clock tree synthesis to reduce delay sensitivity mismatch with gate delay circuitry.

- 1400 Quantifying Error: Extending Static Timing Analysis with Probabilistic Transitions**
 Speaker: Kevin Murray, University of Toronto, CA
 Authors: Kevin E. Murray¹, Andrea Suardi², Vaughn Betz¹ and George Constantinides²
¹University of Toronto, CA; ²Imperial College, GB
- 1430 On Refining Standard Cell Placement for Self-aligned Double Patterning**
 Speaker: Ting-Chi Wang, National Tsing Hua University, TW
 Authors: Ye-Hong Chen, Sheng-He Wang and Ting-Chi Wang, National Tsing Hua University, TW
- 1500 Cut Mask Optimization for Multi-Patterning Directed Self-Assembly Lithography**
 Speaker: Wachirawit Ponghiran, School of Electrical Engineering, KAIST, KR
 Authors: Wachirawit Ponghiran¹, Seongbo Shim² and Youngsoo Shin³
¹School of Electrical Engineering, KAIST, KR; ²Dept. of Electrical Engineering, KAIST, KR; ³KAIST, KR
- 1515 Clock Data Compensation Aware Clock Tree Synthesis in Digital Circuits with Adaptive Clock Generation**
 Speaker: Saibal Mukhopadhyay, Georgia Institute of Technology, US
 Authors: Taesik Na, Jong Hwan Ko and Saibal Mukhopadhyay, Georgia Institute of Technology, US
- IPs IP5-11**
- 1530 Coffee Break in Exhibition Area**

11.5 Smart Energy and Automotive Systems

3C 1400 - 1530

Chair: Geoff Merrett, University of Southampton, GB
Co-Chair: Michele Magno, ETHZ, CH

This session presents the state of the art in efficient automotive software, smart battery systems and the latest strives toward energy neutral wireless communications systems.

- 1400 On Reducing Busy Waiting in AUTOSAR via Task-Release-Delta-based Runnable Reordering**
 Speaker: Robert Höttger, Dortmund University of Applied Sciences and Arts, DE
 Authors: Robert Höttger¹, Olaf Spinczyk² and Burkhard Igel¹
¹FH-Dortmund, DE; ²TU-Dortmund, DE
- 1430 Power Neutral Performance Scaling for Energy Harvesting MP-SoCs**
 Speaker: Benjamin Fletcher, University of Southampton, GB
 Authors: Benjamin Fletcher, Domenico Balsamo and Geoff Merrett, University of Southampton, GB
- 1500 Efficient Decentralized Active Balancing Strategy for Smart Battery Cells**
 Speaker: Nitin Shivaraman, Nanyang Technological University, SG
 Authors: Nitin Shivaraman¹, Arvind Easwaran¹ and Sebastian Steinhorst²
¹Nanyang Technological University, SG; ²Technical University of Munich, DE
- 1515 WULoRa: An Energy Efficient IoT End-Node for Energy Harvesting and Heterogeneous Communication**
 Speaker: Michele Magno, ETH Zurich, CH
 Authors: Michele Magno¹, Fayçal Ait Aoudia², Matthieu Gautier³, Olivier Berder⁴ and Luca Benini⁵
¹ETH Zurich, CH; ²Irisa - University of Rennes, FR; ³University of Rennes ¹, IRISA, INRIA, FR; ⁴Irisa -University of Rennes, FR; ⁵Università di Bologna, IT
- IPs IP5-12, IP5-13, IP5-14, IP5-15**
- 1530 Coffee Break in Exhibition Area**

11.6

Dependable microprocessors and systems

5A 1400 - 1530

Chair: Maksim Jenihhin, Tallinn University of Technology, EE
Co-Chair: Antonio Miele, Politecnico di Milano, IT

The section presents two papers investigating the effects of soft errors on critical registers and hardware methods to detect intrusion attacks in microprocessors. A third paper provides a solution for estimating multiprocessor expected lifetime.

1400

Characterization of stack behavior under soft errors

Speaker: Junchi Ma, School of Computer Science and Engineering, Southeast University, CN
 Authors: Junchi Ma and Yun Wang, School of Computer Science and Engineering, Southeast University, CN

1430

Multi-Armed Bandits for Efficient Lifetime Estimation in MPSoC design

Speaker: Brett Meyer, McGill University, CA
 Authors: Calvin Ma, Aditya Mahajan and Brett Meyer, McGill University, CA

1500

Hardware-based On-line Intrusion Detection via System Call Routine Fingerprinting

Speaker: Yiorgos Makris, The University of Texas at Dallas, US
 Authors: Liwei Zhou and Yiorgos Makris, The University of Texas at Dallas, US

IPs

IP5-16, IP5-17

1530

Coffee Break in Exhibition Area

11.7

Formal Methods and Verification: Core Technologies and Applications

3B 1400 - 1530

Chair: Barbara Jobstmann, EPFL / Cadence, CH
Co-Chair: Christoph Scholl, University of Freiburg, DE

The session consists of three papers on formal verification and its applications. The first paper presents the use of grammar-based techniques for the analysis of high-end processor designs at the netlist level. The second paper considers a computer algebra-based technique to reverse engineer the irreducible polynomial used in the implementation of multipliers in finite fields. The third paper applies probabilistic model checking in a case study analyzing the dependability of optical communication networks with double-ring topologies (which have been proposed for multicast traffic in metropolitan areas).

1400

Static Netlist Verification for IBM High-Frequency Processors using a Tree-Grammar

Speaker: Christoph Jaeschke, IBM Deutschland Research & Development GmbH, DE
 Authors: Christoph Jaeschke, Ulla Herter, Claudia Wolkober, Carsten Schmitt and Christian Zoellin, IBM Deutschland Research & Development GmbH, DE

1430

Reverse Engineering of Irreducible Polynomials in GF(2^m) Arithmetic

Speaker: Cunxi Yu, University of Massachusetts, Amherst, US
 Authors: Cunxi Yu¹, Daniel Holcomb¹ and Maciej Ciesielski²
¹University of Massachusetts, Amherst, US; ²University of Massachusetts Amherst, US

1500

Formal Specification and Dependability Analysis of Optical Communication Networks

Speaker: Khaza Anuarul Hoque, University of Oxford, GB
 Authors: Umair Siddique¹, Khaza Anuarul Hoque² and Taylor T Johnson³
¹McMaster University, CA; ²University of Oxford, GB; ³University of Texas at Arlington, US

1530

Coffee Break in Exhibition Area

11.8

Hot Topic Session: Biologically-inspired techniques for smart, secure and low power SoCs

Exhibition Theatre 1400 - 1530

Organisers: Andy M. Tyrrell, University of York, GB**Lukas Sekanina**, Brno University of Technology, CZ**Chair:** Andy M. Tyrrell, University of York, GB**Co-Chair:** Lukas Sekanina, Brno University of Technology, CZ

See Page 112

1530

Coffee Break in Exhibition Area

IP5

Interactive Presentations

IP sessions (in front of rooms 4A and 5A) 1530 - 1600

Interactive Presentations run simultaneously during a 30-minute slot. A poster associated to the IP paper is on display throughout the morning. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation. At the end of each afternoon Interactive Presentations session the award 'Best IP of the Day' is given.

IP5-1

Formal Model for System-Level Power Management Design

Speaker: Mirela Simonovic, Aggios, RS

Authors: Mirela Simonovic¹, Vojin Zivojnovic² and Lazar Saranovac³¹University of Belgrade, RS; ²AGGIOS Inc., US; ³University of Belgrade, School of Electrical Engineering, RS

IP5-2

Extending Memory Capacity of Neural Associative Memory based on Recursive Synaptic Bit Reuse

Speaker: Tianchan Guan, Columbia University, US

Authors: Tianchan Guan¹, Xiaoyang Zeng¹ and Mingoo Seok²¹Fudan University, CN; ²Columbia University, US

IP5-3

Anomalies in Scheduling Control Applications and Design Complexity

Speaker: Amir Aminifar, Swiss Federal Institute of Technology in Lausanne, CH

Authors: Amir Aminifar¹ and Enrico Bini²¹Swiss Federal Institute of Technology in Lausanne (EPFL), CH; ²University of Turin, IT

IP5-4

Contract-Based Integration of Automotive Control Software

Speaker: Tobias Sehnke, IAV GmbH, DE

Authors: Tobias Sehnke¹, Matthias Schultalbers² and Rolf Ernst³¹Control Engineering Excellence Cluster of IAV GmbH, DE; ²Gasoline Engines, IAV GmbH, DE; ³Inst. of Comput. & Network Eng. Tech. Univ. Braunschweig, DE

IP5-5

Modeling and Integrating Physical Environment Assumptions in Medical Cyber-Physical System Design

Speaker: Chunhui Guo, Illinois Institute of Technology, US

Authors: Zhicheng Fu¹, Chunhui Guo¹, Shangping Ren¹, Yu Jiang² and Lui Sha³¹Illinois Institute of Technology, US; ²Tsinghua University, CN; ³University of Illinois at Urbana-Champaign, US

IP5-6

A Utility-Driven Data Transmission Optimization Strategy in Large Scale Cyber-Physical Systems

Speaker: Bei Yu, The Chinese University of Hong Kong, HK

Authors: Soumi Chattopadhyay¹, Ansuman Banerjee¹ and Bei Yu²¹Indian Statistical Institute, IN; ²The Chinese University of Hong Kong, HK

IP5-7

Protect Non-volatile Memory from Wear-out Attack based on Timing Difference of Row Buffer Hit/Miss

Speaker: Haiyu Mao, Tsinghua University, CN

Authors: Haiyu Mao¹, Xian Zhang², Guangyu Sun² and Jiwu Shu¹¹Tsinghua University, CN; ²Peking University, CN

IP5-8

Effects of Cell Shapes on the Routability of Digital Microfluidic Biochips

Speaker: Oliver Keszöcze, University of Bremen, DE

Authors: Kevin Leonard Schneider¹, Oliver Keszöcze¹, Jannis Stoppe¹ and Rolf Drechsler²¹University of Bremen, DE; ²University of Bremen/DFKI, DE

- IP5-9 **LESS: Big Data Sketching and Encryption on Low Power Platform**
 Speaker: Amey Kulkarni, University of Maryland Baltimore County, US
 Authors: Amey Kulkarni¹, Colin Shea², Houman Homayoun³ and Tinoosh Mohsenin²
¹University of Maryland, Baltimore County, US; ²University of Maryland Baltimore County, US; ³George Mason University, US
- IP5-10 **TruncApp: A Truncation-based Approximate Divider for Energy Efficient DSP Applications**
 Speaker: Ali Afzali-Kusha, University of Tehran, IR
 Authors: Shaghayegh Vahdat¹, Mehdi Kamal¹, Ali Afzali-Kusha¹, Zainalabedin Navabi¹ and Massoud Pedram²
¹University of Tehran, IR; ²University of Southern California, US
- IP5-11 **Timing-Aware Wire Width Optimization for SADP Process**
 Speaker: Youngsoo Song, KAIST, KR
 Authors: Youngsoo Song, Sangmin Kim and Youngsoo Shin, School of Electrical Engineering, KAIST, KR
- IP5-12 **Formal Timing Analysis of Non-Scheduled Traffic in Automotive Scheduled TSN Networks**
 Speaker: Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE
 Authors: Fedor Smirnov¹, Michael Glaß², Felix Reimann³ and Jürgen Teich⁴
¹Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE; ²Ulm University, DE; ³Audi Electronics Venture GmbH, DE; ⁴University of Erlangen-Nuremberg, DE
- IP5-13 **Ultra Low-Power Visual Odometry for Nano-Scale Unmanned Aerial Vehicles**
 Speaker: Daniele Palossi, ETH Zurich, CH
 Authors: Daniele Palossi¹, Andrea Marongiu² and Luca Benini³
¹ETH - Zurich, CH; ²Swiss Federal Institute of Technology in Zurich (ETHZ), CH; ³Università di Bologna, IT
- IP5-14 **Long range wireless sensing powered by plant-microbial fuel cell**
 Speaker: Maurizio Rossi, University of Trento, IT
 Authors: Maurizio Rossi, Pietro Tosato, Luca Gemma, Luca Torquati, Cristian Catania, Sergio Camalò and Davide Brunelli, University of Trento, IT
- IP5-15 **On the Cooperative Automatic Lane Change: Speed Synchronization and Automatic "Courtesy"**
 Speaker: Alexandre Lombard, UTBM, FR
 Authors: Alexandre Lombard¹, Florent Perronet¹, Abdeljalil ABBAS-TURKI² and Abdellah El-Moudni¹
¹UTBM, FR; ²Université de Technologie de Belfort-Montbéliard, FR
- IP5-16 **Evaluating Matrix Representations for Error-Tolerant Computing**
 Speaker: Pareesa Golnari, Princeton University, US
 Authors: Pareesa Ameneh Golnari and Sharad Malik, Princeton University, US
- IP5-17 **Simulation-Based Design Procedure for sub 1 V CMOS Current Reference**
 Speaker: Dmitry Osipov, University of Bremen, DE
 Authors: Dmitry Osipov and Steffen Paul, University of Bremen, DE
- 1600 Session 12

12.1

Wearable and Smart Medical Devices Day: Industry panel: Industrial challenges for tomorrow's medical devices and tools

5BC 1600 - 1730

Organisers: José L. Ayala, Universidad Complutense de Madrid, ES**Chris Van Hoof**, IMEC, BE**Chair:** Nick Van Helleputte, imec, BE**Co-Chair:** José L. Ayala, Universidad Complutense de Madrid, ES

This panel will analyze the Industrial challenges for tomorrow's medical devices and tools. We expect the invited industries to provide their view in how technology, market and users will drive the evolution of medical devices.

Panelists:

Adrian Ionescu, Xsensio, CH

David Bailey, Sensimed, CH

Kamiar Aminian, GaitUp, CH

Carl Van Himbeek, Cochlear, BE

12.2

Advances in Microfluidics and Neuromorphic Architectures

4BC 1600 - 1730

Chair: Tsung-Yi Ho, National Tsing Hua University, TW**Co-Chair:** Li Jiang, Shanghai Jiao Tong University, CN

This session consists of four presentations from emerging applications in EDA such as microfluidics and neural networks. The first presentation proposes a progressive optimization procedure for the synthesis of fault-tolerant flow-based microfluidics. The second presentation presents a hybrid microfluidic platform that enables single-cell analysis on a heterogeneous cells. Next presentation discusses automatic verification on networked labs-on-chip architecture. The final presentation proposes synthesis method for parallel convolutional layers of convolutional neural network.

1600

Fast Architecture-Level Synthesis of Fault-Tolerant Flow-Based Microfluidic Biochips

Speaker: Tsung-Yi Ho, National Tsing Hua University, TW

Authors: Wei-Lun Huang¹, Ankur Gupta², Sudip Roy², Tsung-Yi Ho¹ and Paul Pop³¹National Tsing Hua University, TW; ²Indian Institute of Technology Roorkee, IN;³Technical University of Denmark, DK

1630

CoSyn: Efficient Single-Cell Analysis Using a Hybrid Microfluidic Platform

Speaker: Mohamed Ibrahim, Duke University, US

Authors: Mohamed Ibrahim¹, Krishnendu Chakrabarty¹ and Ulf Schlichtmann²¹Duke University, US; ²TU München, DE

1700

Verification of Networked Labs-on-Chip Architectures

Speaker: Andreas Grimmer, Johannes Kepler University of Linz, AT

Authors: Andreas Grimmer¹, Werner Haselmayr¹, Andreas Springer¹ and Robert Wille²¹Johannes Kepler University, AT; ²Johannes Kepler University Linz, AT

1715

Synthesis of Activation-Parallel Convolution Structures for Neuromorphic Architectures

Speaker: Seban Kim, Incheon National University, KR

Authors: Seban Kim and Jaeyong Chung, Incheon National University, KR

12.3

Security Tools

2BC 1600 - 1730

Chair: Francesco Regazzoni, AlARI/USI, CH

Co-Chair: Georg Sigl, TU Munich, DE

Security tools provide support to build secure systems. Such techniques have made great progress in past years with improvements in SAT solvers, theorem provers and available computing power. This session includes papers that perform information flow checks on hardware designs, to check for information leaks either directly through analysis of the design or indirectly through timing channels.

1600

Register Transfer Level Information Flow Tracking for Provably Secure Hardware Design

Speaker: Armaiti Ardeshiricham, University of California, San Diego, US

Authors: Armaiti Ardeshiricham¹, Wei Hu², Joshua Marxen² and Ryan Kastner³

¹University of California San Diego, US; ²University of California, San Diego, US;

³UCSD, US

1630

Dude, is my code constant time?

Speaker: Oscar Reparaz, KU Leuven/COSIC, BE

Authors: Oscar Reparaz¹, Josep Balasch¹ and Ingrid Verbauwhede²

¹KU Leuven, BE; ²KU Leuven - COSIC, BE

1700

Information Flow Tracking in Analog/Mixed-Signal Designs through Proof-Carrying Hardware IP

Speaker: Yiorgos Makris, The University of Texas at Dallas, US

Authors: Mohammad-Mahdi Bidmeshki, Angelos Antonopoulos and Yiorgos Makris, The University of Texas at Dallas, US

12.4

Formal and Predictive Models for System Design

3A 1600 - 1730

Chair: Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE

Co-Chair: Michael Huebner, Ruhr-University Bochum, DE

The first paper presents a predictive approach to measure the impact of platform changes on the application performance. The second paper introduces a unifying approach for expressing multiple models of computations. The final paper compares two alternative implementations to realize faithfully the logical execution time model of computation.

1600

Sampling-Based Binary-Level Cross-Platform Performance Estimation

Speaker: Xinnian Zheng, University of Texas at Austin, US

Authors: Xinnian Zheng, Haris Vikalo, Shuang Song, Lizy K. John and Andreas Gerstlauer, The University of Texas at Austin, US

1630

A Layered Formal Framework for Modeling of Cyber-Physical Systems

Speaker: George Ungureanu, KTH Royal Institute of Technology, SE

Authors: George Ungureanu and Ingo Sander, KTH Royal Institute of Technology, SE

1700

Efficient Synchronization Methods for LET-based Applications on a Multi-Processor System on Chip

Speaker: Gabriela Breaban, Technical University of Eindhoven, NL

Authors: Gabriela Breaban, Sander Stuijk and Kees Goossens, Technical University of Eindhoven, NL

12.5 Power Modeling, Estimation and Verification

3C 1600 - 1730

Chair: Pascal Vivet, CEA-LETI, FR**Co-Chair:** Hiroshi Nakamura, University of Tokyo, JP

This session covers a wide scope on power modeling and estimation in circuit design. The first paper presents a new model for modeling electromigration in power grid network, taking into account transient effects. The second paper introduces a fast and accurate thermal simulator for 3D circuits, taking into account thermal leakage dependency. The third paper proposes a new identification technique of fine grain power sources for multi-core without the knowledge of the thermal model. The last paper presents rule based checking for quick verification at implementation level of the power intent defined in UPF.

- 1600 Physics-based Electromigration Modeling and Assessment for Multi-Segment Interconnects in Power Grid Networks**
 Speaker: Xiaoyi Wang, Beijing University of Technology, CN
 Authors: Xiaoyi Wang¹, Hongyu Wang², Jian He¹, Sheldon X.-D. Tan³, Yici Cai⁴ and Shengqi Yang²
¹Beijing Advanced Innovation Center for Future Internet Technology, Beijing Engineering Research Center for IoT Software and Systems, Beijing University of Technology, CN; ²Beijing University of Technology, CN; ³University of California, Riverside, US; ⁴Tsinghua University, CN
- 1630 A Fast Leakage Aware Thermal Simulator for 3D Chips**
 Speaker: Hameedah Sultan, IIT Delhi, IN
 Authors: Hameedah Sultan and Smruti R. Sarangi
 IIT Delhi, IN
- 1700 Blind Identification of Power Sources in Processors**
 Speaker: Sherief Reda, Brown University, US
 Authors: Sherief Reda¹ and Adel Belouchrani²
¹Brown University, US; ²ENP, Algeria, DZ
- 1715 Fast Low Power Rule Checking for Multiple Power Domain Design**
 Speaker: Iris Hui-Ru Jiang, National Chiao Tung University, TW
 Authors: Chien-Pang Lu¹ and Iris Hui-Ru Jiang²
¹MediaTek, TW; ²National Chiao Tung University, TW

12.6 Efficient design methodologies for high-performance analog circuits and systems.

5A 1600 - 1730

Chair: Nuno Horta, Instituto de Telecomunicacoes, PT**Co-Chair:** Deuk Heo, Washington State University, US

This session presents area- and energy-efficient design methodologies for high-performance analog circuits and systems. These papers include an energy-efficient asynchronous digital design method for digitally-assisted analog circuits, a design method of high-density energy storage components, and a robust communication link design for communication systems.

- 1600 Benefits of Asynchronous Control for Analog Electronics: Multiphase Buck Case Study**
 Speaker: Danil Sokolov, Newcastle University, GB
 Authors: Danil Sokolov¹, Vladimir Dubikhin¹, Victor Khomenko¹, David Lloyd², Andrey Mokhov¹ and Alex Yakovlev¹
¹Newcastle University, GB; ²Dialog Semiconductor, GB
- 1630 High-Density MOM Capacitor Array with Novel Mortise-Tenon Structure for Low-Power SAR ADC**
 Speaker: Pang-Yen Chou, Technical University of Munich, DE
 Authors: Nai-Chen Chen¹, Pang-Yen Chou², Helmut Graeb³ and Mark Po-Hung Lin¹
¹National Chung Cheng University, TW; ²Technische Universität München, DE; ³TU Muenchen, DE

1700

Adaptive Interference Rejection in Human Body Communication using Variable Duty Cycle Integrating DDR Receiver

Speaker: Shreyas Sen, Purdue University, US
 Authors: Shovan Maity¹, Debayan Das¹ and Shreyas Sen²
¹Purdue University, US; ²ECE, Purdue University, US

12.7

Software optimization for emerging memory architectures and technologies

3B 1600 - 1730

Chair: Amit Singh, University of Southampton, GB
Co-Chair: Semeen Rehman, Technische Universitaet Dresden, DE

The papers in this session propose optimization techniques to improve the life-time and performance of emerging technologies like persistent memory and scalable many-cores. Architectural optimizations are also presented to improve energy and performance of applications executing on GPU-based platforms.

1600

Efficient Storage Management for Aged File Systems on Persistent Memory

Speaker: Kaisheng Zeng, Tsinghua University, CN
 Authors: Kaisheng Zeng¹, Youyou Lu¹, Hu Wan² and Jiwu Shu¹
¹Tsinghua University, CN; ²Capital Normal University, CN

1630

LookNN: Neural Network with No Multiplication

Speaker: Tajana Rosing, UCSD, US
 Authors: Mohammad Samragh Razlighi¹, Mohsen Imani¹, Farinaz Koushanfar² and Tajana Rosing²
¹University of California San Diego, US; ²UCSD, US

1700

Pegasus: Efficient Data Transfers for PGAS Languages on Non-Cache-Coherent Many-Cores

Speaker: Manuel Mohr, Karlsruhe Institute of Technology, DE
 Authors: Manuel Mohr and Carsten Tradowsky, Karlsruhe Institute of Technology, DE

12.8

Hot Topic Session: Cyberphysical Microfluidic Biochips: EDA Challenges and Opportunities to Bridge the Gap between Microfluidics and Microbiology

Exhibition Theatre 1600 - 1730

Organisers: Paul Pop, Technical University of Denmark, DK
Seetal Potluri, Technical University of Denmark, DK
Chair: Jan Madsen, Technical University of Denmark, DK
Co-Chair: Seetal Potluri, Technical University of Denmark, DK

See Page 113

VLSI for IoT

3B 0830 - 1730

Organisers: Marilyn Wolf, Georgia Institute of Technology, US
 Saibal Mukhopadhyay, Georgia Institute of Technology, US
 Jörg Henkel, Karlsruhe Institute of Technology, DE

This workshop focuses on the intersection between IoT and the VLSI systems required to build IoT systems. Internet-of-Things technology is being applied to a huge range of application areas. IoT systems make use of wireless networking to build physically distributed soft real-time systems. To fully deliver on the promise of IoT, we need to develop a new generation of VLSI devices for IoT nodes and hubs. IoT pushes VLSI system design in an entirely new direction - rather than concentrate on building the biggest, most complex chips, we need to develop a new generation of small, extremely inexpensive chips. This new generation of IoT devices will require advances in packaging, circuit design, low-power design, security, and system architectures. The workshop features both invited speakers and submitted contributions from workshop participants. Interested participants can submit a 1-page summary of their proposed contribution by Friday, February 17, 2017 at: easychair.org/conferences/?conf=vlsi17. Results will be announced by March 1, 2017.

0830 - 1015 **Devices and Systems**

VLSI design - low power sensing and computation, wireless communication - defines the properties of IoT node devices. This session sets the stage for the day's discussion of VLSI for IoT. The first talk outlines how low power and low cost devices will influence the network architectures of IoT systems. The second talk proposes a fog-based paradigm for the IoT systems.

0830 **Small Is Beautiful: The New VLSI Landscape**

Speaker: Marilyn Wolf, Georgia Tech, US

0930 **Towards a Fog Computing Paradigm for Industrial Internet of Things**

Speaker: Paul Pop, Technical University of Denmark, DK

1030 - 1200 **Architectures and Applications**

This session looks at the architecture of IoT nodes and the characteristics of IoT applications. Hardware/software co-design techniques are well-suited to the design of low-power IoT nodes. Energy-oriented applications---smart grids and electric vehicles---offer key applications for IoT systems.

1030 **Customizable Processor Acceleration of Time Series Similarity Search for the Internet of Things**

Speaker: Philip Brisk, University of California, Riverside, US

1115 **Deploying IoT for Energy Efficient Applications - Smart Grid and Electric Vehicles**

Speaker: Mohammad al Faruque, UC Irvine, US

1415 - 1500 **Circuits and Systems**

Novel circuits enable new IoT applications. This session looks at two system designs for novel applications: personal health monitoring and neural-inspired image processing.

1330 **Ultra-Low Power Neural Image Processing**

Speaker: Saibal Mukhopadhyay, Georgia Institute of Technology, US

1415 **Toward Smart Wearable Systems for Personal Health Monitoring**

Speaker: Yu Cao, Arizona State University, US

1500 - 1630 **SoC Design around ARM Cortex-M0 for Energy-efficient IoT Applications**

Organisers: Xabier Iturbe, ARM Research, GB
 Victor Nelson, Auburn University, US

This talk explores various areas of IoT in the context of existing technologies and discusses features of the ARM Cortex-M family of CPUs suitable for applications interesting to IoT. The talk will be followed by a demo on prototyping an IoT application built on the framework of the SoC Design Education Kit from ARM University Program using the energy-efficient ARM Cortex-M0 DesignStart IP core.

- 1500 SoC Design around ARM Cortex-M0 for Energy-efficient IoT
Applications: **Techniques**
Speaker: Victor Nelson, Auburn University, US
- 1530 SoC Design around ARM Cortex-M0 for Energy-efficient IoT
Applications: **Demonstrations**
Speaker: Victor Nelson, Auburn University, US
- 1645 - 1730 **Participant Presentations and Discussions**
Presentations from workshop participants and group discussion of workshop topics.

W02

Emerging Memory Solutions - Technology, Manufacturing, Architectures, Design and Test

2A 0830 - 1700

General Chair: Christian Weis, University of Kaiserslautern, DE
Programme Chair: Bastien Giraud, CEA-LETI, Minatec, FR
Panel Chair: Ian O'Connor, Ecole Centrale de Lyon, FR
Publicity Chair: Matthias Jung, University of Kaiserslautern, DE
Proceedings Chair: Jean-Philippe Noel, CEA-Leti, FR
Steering Committee Member: Erik Jan Marinissen, IMEC, BE

Scope

Memory manufacturing, architectures, design and test were deeply investigated in-depth to address issues linked to technology scaling such as increasing static power, maximum operating frequency and the gap between logic and memory minimum voltages. Various emerging memories solutions have appeared in recent years with the aim to replace either partially or completely already existing memories in order to overcome both technology and design related limitations while giving answers to the aggressive requirements of many different applications. The goal of this Workshop is to bring together researchers, practitioners, designers and other people interested in this exciting and rapidly evolving field, in order to update each other on the latest state-of-the-art, exchange ideas, and discuss the future challenges and trends.

Subjects of interest

You are invited to participate and submit your contributions to DATE 2017 Friday Workshop on Emerging Memory Solutions. The areas of interest include (but are not limited to) the following topics:

- Volatile memory design (SRAM, DRAM, CAM, etc.)
- Non-Volatile memory design (ReRAM, Flash, PCM, MRAM, etc.)
- Applications of emerging devices in memories (TFETs, CNTs, nanowires, etc.)
- 3D memories (volatile and non-volatile)
- In-Memory and Near-Memory Processing
- Memory Application for emerging markets
- Memory test, BIST and debug techniques
- Applications, products and prototypes of new memories

Panel

The panel of the workshop will be about the topic "Can We Jump over the Memory Wall with In-Memory Computing?". We looking forward to a very lively discussion moderated by our panel chair Ian O'Connor.

- 0830 - 0915 **Opening and 1st Keynote**
Chair: Christian Weis, University of Kaiserslautern, DE
- 0830 **Welcome Addresss**
Speaker: Christian Weis, University of Kaiserslautern, DE
- 0835 **Keynote: "Tomorrow's Memory Systems"**
Speaker: Bruce Jacob, University of Maryland, US

0915 - 1000 Special Session on Emerging Memory Applications**Chair: Pascal Vivet**, CEA-LETI, FR**0915 Narrower-purpose Computing for Efficient Near-Memory Processing**

Speaker: Stephan Diestelhorst, ARM, GB

0940 SMCSim: An Accurate Simulation Framework for the Smart Memory Cube

Speaker: Erfan Azarkhish, DEIS, University of Bologna, Bologna, IT

1000 - 1030 Coffee Break and Poster Session I

See for the Poster List below.

1030 - 1200 Invited Talk and Panel**Moderator: Ian O'Connor**, Ecole Centrale de Lyon, FR**1030 Cortical Processors and Memories!**

Speaker: Paul Franzone, NC State University, US

1100 Panel: "Can We Jump over the Memory Wall with In-Memory Computing?"Panelists: Francky Catthoor¹, Ahmed Hemani², Jean-Francois Roy³, Elisa Vianello⁴ and Said Hamdioui⁵¹IMEC, BE; ²Royal Institute of Technology, SE; ³UPMEM, FR; ⁴CEA-LETI, FR; ⁵Delft University of Technology, NL**1200 - 1300 Lunch Break****1300 - 1430 2nd Keynote and Special Session II****Chair: Bastien Giraud**, CEA-LETI, Minatec, FR**1300 Keynote: Energy-Efficient Processing and Why the Memory Matters**

Speaker: Borivoje Nikolic, UC Berkeley, US

1330 Pushing the limits: challenges of low-voltage operation in ULL High Density (HD) SRAM

Speaker: Lorenzo Ciampolini, STM, FR

1350 Evaluation of ternary computing approaches with NVM technologies

Speaker: Dietmar Fey, FAU, DE

1410 Resistive RAM-Centric Computing: Design and Modeling Methodology

Speaker: Haitong Li, Stanford University, US

1430 - 1500 Coffee Break and Poster Session II

See for the Poster List below.

1500 - 1600 Special Session on Emerging RRAMs and MRAMs**Chair: Said Hamdioui**, Delft University of Technology, NL**1500 SOT-MRAM : an energy efficient cache memory alternative**

Speaker: Marc Drouard, Antaios, FR

1520 Majority-based Synthesis for RRAM-based in-memory computing

Speaker: Pierre-Emmanuel Gaillardon, University of Utah, US

1540 An overview of Normally-off MCU based on hybrid NVM/CMOS circuitsSpeaker: Jean-Michel Portal, IM²NP, FR**1600 - 1650 Open Call Paper Session****Chair: Matthias Jung**, University of Kaiserslautern, DE**1600 Ultra-Low Power and Compact TFET Multibit Latch and its Applications for Low Voltage Applications**

Speaker: Navneet Gupta, CEA-LETI, FR

FRIDAY 31 MARCH, 2017

1620 **MAGPIE: System-level Evaluation of Manycore Systems with Emerging Memory Technologies**

Speaker: Bruguier Florent, University of Montpellier, FR

Poster List:

A Non-Volatile Flip-Flop Using Memristive Voltage Divider

Author: Mehrdad Biglari, FAU, DE

In-Memory Computation of Transitive Closure

Author: Alvaro Velasquez, University of Central Florida, US

A Scalable Near-Data Processing Simulator

Author: Geraldo Francisco de Oliveira Junior, Universidade Federal do Rio Grande do Sul, BR

Disruptive 3D Technology: Recent Advances on COOLCUBE(TM)

Author: Mélanie Brocard, CEA-LETI, FR

300 MM & 200 MM ADVANCED MEMORY PLATFORM AND MPW SHUTTLE AT LETI

Author: Elisa Vianello, CEA-LETI, FR

4T SRAM Bitcell in 3D CoolCube Technology Exploiting Dynamic Back Biasing

Author: Réda Boumchedda, CEA-Leti, FR

1650 **Remarks**

Speakers: Christian Weis¹ and Bastien Giraud²

¹University of Kaiserslautern, DE; ²CEA-LETI, Minatec, FR

1650 - 1700 **Closing**

W03

4th Workshop on Design Automation for Understanding Hardware Designs DUHDe 2017

2B 0830 - 1700

Organisers: Ian Harris, University of California Irvine, US
Mathias Soeken, EPFL, CH

The design process is essentially a creative process which is reliant on the ability of designers to balance the interactions between a complex set of constraints to arrive at successful solutions. In order for designers to manage this task, they must collectively have a complete understanding of the behavior of the system, the mapping between behavior and structure, and the impact of each design feature on constraints such as power, performance, cost, and security. Design tasks require reasoning across multiple levels of abstraction in order to determine the impact of high-level design decisions, or to trace a design characteristic back to the feature which caused it. In a real design, cross-abstraction reasoning is difficult because the relationships between the different abstractions of a design are not captured. Designer time is expended discovering these cross-abstraction relationships in order to perform design, verification, and maintenance tasks. This workshop will present the state-of-the-art in Design Understanding, research in approaches to provide designers with the design information needed in a concise and straightforward way.

0830 - 0835 **Welcome**

0835 - 0935 **Invited Talk: Dr. Barbara Jobstmann EPFL, Lausanne, Switzerland**

0835 **Title: TBA**

Speaker: Barbara Jobstmann, EPFL, CH

0935 - 1000 **Research Session 1**0935 **ELVE: An Interactive and Extensible Visualisation Tool for Logic Circuits**Authors: Gregoire Hirt¹, Ana Petkovska¹ and Paolo Ienne²¹EPFL, CH; ²EPFL I&C; LAP, CH1000 - 1030 **Coffee Break**1030 - 1130 **Invited Talk: Dr. Martin Monperrus University of Lille & INRIA, France**1030 **Title: TBA**

Speaker: Martin Monperrus, University of Lille & INRIA, FR

1130 - 1155 **Research Session 2**1130 **Mining Latency Guarantees for RT-level Designs**Authors: Jan Malburg¹, Heinz Riener² and Goerschwin Fey³¹German Aerospace Center, DE; ²DLR, DE; ³Univ. of Bremen, DE1200 - 0100 **Lunch Break**1300 - 1440 **Research Session 3**1300 **Verilog2GEXF Dynamic Large Scale Circuit Visualization**Authors: Kenneth Schmitz¹, Jannis Stoppe² and Rolf Drechsler³¹University of Bremen, DE; ²Universität Bremen, DE; ³Department of Mathematics and Computer Science, University of Bremen, Cyber-Physical Systems, DFKI GmbH, Bremen, DE1325 **Computing Exact Fault Candidates Incrementally**Authors: Heinz Riener¹ and Goerschwin Fey²¹DLR, DE; ²Univ. of Bremen, DE1350 **A Human-Centered Approach to Routing for Digital Microfluidic Biochip**Authors: Oliver Keszöcze¹, Andre Pols² and Rolf Drechsler³¹University of Bremen, DE; ²University of Bremen, AD; ³Department of Mathematics and Computer Science, University of Bremen, Cyber-Physical Systems, DFKI GmbH, Bremen, DE1415 **Making Waveforms Great Again**Authors: Jannis Stoppe¹ and Rolf Drechsler²¹Universität Bremen, DE; ²Department of Mathematics and Computer Science, University of Bremen, Cyber-Physical Systems, DFKI GmbH, Bremen, DE1440 - 1500 **Coffee Break**1500 - 1600 **Invited Talk: Shalini Ghosh, SRI International, USA**1500 **Title: TBA**

Speaker: Shalini Ghosh, SRI International, US

1600 - 1650 **Research Session 4**1600 **A Natural Language Interface to Design Cyber-Physical Systems**Authors: Sophia Balkovski¹ and Ian Harris²¹University of California Irvine, US; ²University of California Irvine, US1625 **On Identifying Functional Primitives in Hardware Description Language (HDL) Specifications**Authors: Christian Krieg¹, Martin Mosbeck², Clifford Wolf² and Axel Jantsch³¹Institute of Computer Technology, Vienna University of Technology, AT; ²TU Wien, AT; ³Technische Universität Wien, AT1650 - 1700 **Closing Session**

W04

MOS-AK Workshop

2C 0830 - 1730

Organisers: Jean-Michel Sallese, EDLab, EPFL, CH
 Wladek Grabinski, MOS-AK, CH

Arbeitskreis Modellierung von Systemen und Parameterextraktion
 Modeling of Systems and Parameter Extraction Working Group

Synopsis:

HiTech forum to discuss the frontiers of electron device modeling with emphasis on simulation-aware compact/SPICE models.

The specific workshop goal will be to classify the most important directions for the future development of the electron device models, not limiting the discussion to compact models, but including physical, analytical and numerical models, to clearly identify areas that need further research and possible contact points between the different modeling domains. This workshop is designed for device process engineers (CMOS, SOI, BiCMOS, SiGe) who are interested in device modeling; ICs designers (RF/Analog/Mixed-Signal/SoC) and those starting in that area as well as device characterization, modeling and parameter extraction engineers. The content will be beneficial for anyone who needs to learn what is really behind the IC simulation in modern device models.

Topics to be covered include the following

- Advances in semiconductor technologies and processing
- Compact Modeling (CM) of the electron devices
- Verilog-A language for CM standardization
- New CM techniques and extraction software
- FOSS TCAD/EDA modeling and simulation
- CM of passive, active, sensors and actuators
- Emerging Devices, TFT CMOS and SOI-based memory cells
- Organic, Bio/Med devices/technology modeling
- Microwave, RF device modeling, HV/Power device modeling
- Nanoscale CMOS devices and circuits
- Technology R&D, DFY, DFT and IC Designs
- Foundry/Fabless Interface Strategies

Extended MOS-AK Committee:

- International MOS-AK Board of R&D Advisers
- Larry Nagel, Omega Enterprises Consulting (USA)
- Andrei Vladimirescu, UCB (USA); ISEP (FR)
- Technical Program Committee Chairs www.mos-ak.org/committee.html
- Pekka Ojala, Exar Corporation (USA)
- Gilson I Wirth, UFRGS (BR)
- Ehrenfried Seebacher, ams (A)
- Sadayuki Yoshitomi, Toshiba (J)

Second International Workshop on Resiliency in Embedded Electronic Systems (REES 2017)

3C 0830 - 1700

Organisers: Wolfgang Müller, Universität Paderborn, DE
Daniel Müller-Gritschneider, Technische Universität München, DE
Subhasish Mitra, Stanford University, US

The REES workshop is a joint academic/industry forum considering multiple resiliency aspects from software to hardware and from embedded systems to chip level designs. REES 2017 features a range academic talks with poster presentations from internal research groups as well as exciting industrial presentations from ARM Limited, NXP, Bosch GmbH, Hewlett Packard Enterprise, ST Microelectronics, Infineon Technologies, and Mentor Graphics. More information is available at <https://www.edacentrum.de/rees>

0845 - 0900 **WELCOME Address**0900 - 0930 **KEYNOTE Address**0900 **Multi-Layer-Resilience: The Need for Discipline**

Speaker: Wolfgang Ecker, Infineon Technologies, DE

0930 - 1010 **Resilient Systems Designs I**0930 **Introducing Fault Tolerance to the Regularity-Based Resource Partition Model**

Authors: Darrell Knappe, Albert M. K. Cheng and Yu Li, University of Houston, Texas, US

0940 **Architecting Resilient IoT Systems**

Authors: Kemal A. Delic and David M. Penkler, Hewlett Packard Enterprise, FR

0950 **Utilization of Memristor Variability Towards Brain-Inspired Resilient Computing**Authors: Rawan Naous¹ and Khaled Nabil Salama²¹King Abdullah University of Science and Technology, SA; ²KAUST, SA1000 **flexMEDiC: flexible Memory Error Detection by Combined Data Encoding and Duplication**Authors: Norman A. Rink¹ and Jeronimo Castrillon²¹Technische Universität Dresden, DE; ²TU Dresden, Germany, DE1010 - 1045 **Poster Discussions (Session I) & Refreshments**1045 - 1145 **Invited Industrial Talks - Resilient Systems in Practise**
1045 **Novel ISO26262 Compliant Architecture for Advanced Driver Assistance Systems**

Speaker: Luc van Dijk, NXP Semiconductors, NL

1115 **Design-for-Resiliency in Dynamically Power Managed Systems**

Speaker: Liangzhen Lai, ARM Ltd., GB

1145 - 1145 **Resilient Systems Design II**1145 **Correction of Transient Faults by Rollback with Low Overhead for Microcontrollers**Authors: Felix Mühlbauer¹ and Mario Schölzel²¹Universität Potsdam, DE; ²IHP Frankfurt Oder, DE1155 **Prototyping Resilient Processing Cores in Workcraft**Authors: Georgy Lukyanov¹, Alessandro de Gennaro², Andrey Mokhov³, Paulius Stankaitis² and Maxim Rykunov⁴¹Southern Federal University, Rostov-on-Don, RU; ²Newcastle University, GB;³Newcastle upon Tyne U, GB; ⁴imec, BE

- 1205 **Increasing the Robustness of Digital Circuits with Ring Oscillator Clocks**
 Authors: Lucas Machado¹, Jordi Cortadella² and Antoni Roca Perez¹
¹Universitat Politècnica de Catalunya, ES; ²Universitat Politecnica de Catalunya, ES
- 1315 - 1415 **Invited Industrial Talks - Resilient Design Tools and Methods**
- 1315 **Simultaneous Measurement of Defect Coverage and Tolerance in AMS ICs for ISO26262**
 Speaker: Stephen Sunter, Mentor Graphics, CA
- 1345 **Error Effect Simulation for Automotive using SystemC Virtual Prototypes**
 Speaker: Andreas Mauderer, Robert Bosch GmbH, DE
- 1415 - 1455 **Fault Injection Automation**
- 1415 **An Automatic Injection Framework for Safety Assessments of Embedded Software Binaries**
 Authors: Peer Adelt¹, Bastian Koppelman², Bernd Kleinjohann¹ and Christoph Scheytt²
¹C-LAB, DE; ²Heinz Nixdorf Institute, DE
- 1425 **Revisiting Symbolic Software-implemented Fault Injection**
 Authors: Hoang Minh Le¹, Vladimir Herdt¹, Daniel Grosse² and Rolf Drechsler³
¹Universität Bremen, DE; ²University of Bremen, DE; ³University of Bremen/DFKI, DE
- 1435 **Constraining Graph-based Test Case Generation by Fitness Landscaping**
 Authors: Stefan Mueller¹, Jo Laufenberg¹, Joachim Gerlach², Thomas Kropf¹ and Oliver Bringmann³
¹University of Tuebingen, DE; ²Hochschule Albstadt-Sigmaringen, DE; ³Universität Tübingen, DE
- 1455 **Closing the Gap Between FMEDA, FTA and Simulation Based Fault Injection at System Level**
 Authors: Adam Himmelsbach¹, Sebastian Reiter¹, Alexander Viehl², Oliver Bringmann³ and Wolfgang Rosenstiel⁴
¹FZI, DE; ²FZI Forschungszentrum Informatik, DE; ³Universität Tübingen, DE; ⁴University of Tübingen, DE
- 1455 - 1530 **Poster Discussions (Session III+V) & Refreshments**
- 1530 - 1610 **Resilient Circuit Analysis**
- 1530 **Fault Injection Campaigns in Multi-Domain Virtual Prototypes**
 Authors: Raghavendra Koppak¹, Oliver Bringmann² and Andreas von Schwerin³
¹University of Tübingen / Siemens AG, DE; ²Universität Tübingen, DE; ³Siemens AG, DE
- 1540 **Workload Dependent Aged Circuit Reliability Analysis**
 Authors: Ajith Sivasadan¹, Armelle Notin¹, Vincent Huard², Etienne Maurin³, Florian Cacho² and Lorena Anghel⁴
¹ST Microelectronics, FR; ²STMicroelectronics, FR; ³St Microelectronics, FR; ⁴TIMA Laboratory, FR
- 1550 **SPICE-Level Fault Injection with Likelihood Weighted Random Sampling - A Case Study**
 Authors: Liang Wu¹, Saed Abughannam¹, Wolfgang Müller², Christoph Scheytt¹ and Wolfgang Ecker³
¹Heinz Nixdorf Institute, DE; ²Universität Paderborn, DE; ³Infineon Technologies, DE
- 1600 **Resilient Large-Scale Physical Design**
 Authors: Roman Bazylevych¹ and Lubov Bazylevych²
¹Lviv Polytechnic National University, UA; ²Institute of Applied Problems of Mechanics and Mathematics NASU, UA
- 1610 - 1645 **Poster Discussions (Session VI)**
- 1645 - 1700 **CLOSING**

The 3rd International Workshop on Optical/Photonic Interconnects for Computing Systems (OPTICS Workshop)

4A 0830 - 1730

General Chairs: **Jiang Xu**, Hong Kong University of Science and Technology, CN
Sébastien Le Beux, Lyon Institute of Nanotechnology, FR

Programme Chair: **Mahdi Nikdast**, Polytechnique Montréal/McGill University, CA

Programme Committee Members: **Akihiko Shinya**, NTT Basic Research Lab., JP
Alan Mickelson, University of Colorado Boulder, US

Ayse Coskun, Boston University, US

Daniel Chillet, INRIA, FR

Davide Bertozzi, University of Ferrara, IT

Fabiano Hessel, PUCRS, BR

Ian O'Connor, Ecole Centrale de Lyon, FR

Isabella Cerutti, Scuola Superiore Sant'Anna, IT

John Ferguson, Mentor Graphics Corporation, US

Nikos Hardavellas, Northwestern University, US

Olivier Sentieys, INRIA - University of Rennes 1, FR

Sandro Bartolini, University of Siena, IT

Sebastien Rumley, University of Columbia, US

Yaoyao Ye, Shanghai Jiao Tong University, CN

Yvain Thonnart, CEA LETI, MINATEC, FR

Scope of the Workshop

Multiprocessor System-on-Chip (MPSoC) is becoming the standard for high-performance computing systems. The performance of an MPSoC is determined not only by the performance of its processing cores and memories, but also by how efficiently they collaborate with one another. As the technology advances and allows the integration of many processing cores, metallic interconnects in MPSoCs will consume significant power while imposing high latency and low bandwidth. Shifting to the many-core era necessitates considering an alternative interconnect technology to replace the traditional electrical interconnects. Among such technologies, photonic technology has demonstrated promising potentials to address the aforementioned issues with the metallic interconnects in MPSoCs. In this context, high-performance silicon photonic devices and circuits are necessary to construct photonic interconnect networks. Furthermore, it is required to explore the feasibility and performance of photonic interconnects as well as the guidelines and design requirements to realize such interconnects. OPTICS aims at discussing the most recent advances in photonic interconnects and silicon photonics for computing systems. Industry's and academia's views on the feasibility and recent progress of optical interconnects and silicon photonics will be discussed. The workshop is comprised of invited talks of the highest caliber in addition to refereed poster presentations. Topics to be discussed in the workshop include (but are not limited to) the following: Design Methodologies, Modeling and Tools: design space exploration, optimization, thermal-aware design, floor-planning, system level modeling and simulation, etc. Architectures/Micro-Architectures: hybrid optical-electronic interconnects, passive/active optical switched networks, communication protocols, etc. Applications: high-performance computing, photonics interconnects for memory, many-core systems, and datacenters, etc. Silicon Photonics Devices and Circuits: circuit demonstrators, on-chip lasers, photodetectors, electro-optic modulators, optical/photonic switches and routers, athermal devices, high-bandwidth I/O, packaging, etc. Paper Submission You are invited to participate and submit your contributions to OPTICS. Please refer to the workshop webpage for more information (<http://www.ece.ust.hk/~eexu/OPTICS.html>).

0830 - 0835 Introduction to OPTICS Workshop

Chair: **Jiang Xu**, Hong Kong University of Science and Technology, CN
Co-Chair: **Mahdi Nikdast**, Polytechnique Montréal/McGill University, CA

0835 - 1030 Morning Session I: What is New on the Technology Side?

Chair: **Sébastien Le Beux**, Lyon Institute of Nanotechnology, FR

0835 Electro-Optical Integration Technology for High-Bandwidth Optical Interconnects

Speaker: Bert Jan Offrein, IBM Zurich Research Lab., CH

0905 On the Way to Photonic Interposers, Building Blocks for Short-Distance Optical Communication

Speaker: Yvain Thonnart, CEA LETI, MINATEC, FR

- 0925 Germanium Receivers for Low Power Consumption Photonic Circuits
Speaker: Laurent Vivien, CNRS, FR
- 0945 Opportunities and Obstacles of Monolithic III-V Integration on Silicon
Speaker: Yoan Leger, CNRS – FOTON, FR
- 1005 Short Presentations of Accepted Poster Papers
- 1030 - 1100 **Coffee Break and Poster Session**
- 1100 - 1200 **Morning Session II: Applications of Silicon Photonics**
Chair: Mahdi Nikdast, Polytechnique Montréal/McGill University, CA
- 1100 Applications of CMOS-Compatible Integrated Photonics Beyond Interconnect and Telecom
Speaker: Xavier Rottenberg, IMEC, BE
- 1120 Optics in Data Center Disaggregation
Speaker: Alan Mickelson, University of Colorado Boulder, US
- 1140 An Optical Parallel Adder Towards Light Speed Data Processing
Speaker: Tohru Ishihara, Kyoto University, JP
- 1200 - 1300 **Lunch Break and Poster Session**
- 1300 - 1430 **Afternoon Session I: Opportunities and Challenges!**
Chair: Jiang Xu, Hong Kong University of Science and Technology, CN
- 1300 Scaling Up Silicon Photonic Circuits: Where Are the Challenges?
Speaker: Wim Bogaerts, Ghent University-IMEC, BE
- 1330 Impact of Planar Photonic Switch Architecture on Worst-Case Power Penalty
Speaker: Sebastien Rumley, University of Columbia, US
- 1350 Towards Accurate Silicon Photonics Platform Qualification for Static and Dynamic Purposes
Speaker: Jean-Francois Carpentier, STMicroelectronics, FR
- 1410 Temperature Sensitivity Analysis and Power Consumption Optimization of Optical Networks-on-Chip
Speaker: Yaoyao Ye, Shanghai Jiao Tong University, CN
- 1430 - 1500 **Coffee Break and Poster Session**
- 1500 - 1640 **Afternoon Session II: Design Automation and Methodologies!**
Chair: Sébastien Le Beux, Lyon Institute of Nanotechnology, FR
- 1500 Towards Electronic-Photonic Design Automation for Optical Interconnect Networks
Speaker: Sergei F. Mingaleev, VPIPhotonics, BY
- 1520 TBD
Speaker: Marcel van der Vliet, Phoenix, NL
- 1540 From Circuit-Level to Component-Level Simulation and Back - PDK Driven Design Automation
Speaker: Jonas Flueckiger, Lumerical, CA
- 1600 Design Automation Beyond its Electronic Roots: Toward a Synthesis Methodology for Wavelength-Routed Optical Networks-on-Chip
Speaker: Davide Bertozzi, University of Ferrara, IT
- 1620 Silicon Photonics Scalable Design Framework: From Design Concept to Physical Verification
Speaker: Sarhan Hossam, Mentor Graphics, FR

1640 - 1720 **Panel Discussion****Moderator:** Jiang Xu, Hong Kong University of Science and Technology, CN**Panelists:****Wim Bogaerts**, Ghent University-IMEC, BE**Jean-Francois Carpentier**, STMicroelectronics, FR**Sergei F. Mingaleev**, VPI Photonics, BY**Bert Jan Offrein**, IBM Zurich Research Lab., CH**Laurent Vivien**, CNRS, FR**Marcel van der Vliet**, PhoenixX, NL1720 - 1730 **Concluding Remarks and Closing Session****Chair:** Sébastien Le Beux, Lyon Institute of Nanotechnology, FR**Co-Chairs:** Jiang Xu, Hong Kong University of Science and Technology, CN**Mahdi Nikdast**, Polytechnique Montréal/McGill University, CA1930 - 2200 **OPTICS Networking Event (Dinner)**

Please check the OPTICS website (<http://www.ece.ust.hk/~eexu/OPTICS.html>) for more information. Send an email to mahdi.nikdast@mcgill.ca to register for the networking event.

W07

New Platforms for Future Cars: Safety and Security Challenges

3A 0830 - 1640

Organiser: Selma Saidi, Hamburg University of Technology, DE

The automotive industry is rapidly moving towards the adoption of new hardware solutions, such as multi- and many-core processors, in order to comply with the increasingly number of ECUs and the high computational power required by future autonomous cars and advanced vision processing. The automotive industry has focused for many years on safety to gain expertise and maturity in building robust and safe cars. Today, with the emerging trends in the automotive domain such as autonomous driving, V2X communication and Internet of Cars, security is also arising as a major concern for many automotive players. Therefore, new architecture solutions pose numerous challenges besides the burden of migrating legacy code. This involves data fusion and processing of a multitude of sensors piling into autonomous cars, mapping affecting processing power demands in new systems architectures, the verification and validation of timing safety and providing secure interfaces to connect the cars to each other and to the outside world. The purpose of this workshop is to present some of the current topics in the field of automotive and secure systems and to bring a detailed and technical discussion about the research challenges that can be tackled in that area by the DATE community, both at the software and the hardware level. The workshop will include only invited talks, with speakers from industry, namely Infineon, Bosch, Daimler, Chrona, NXP, Kalray and ESCRYPT, and distinguished speakers from academia with a long experience in the field. The workshop will be organized in the form of 3 main sessions: Session 1 presents a panel of existing new hardware solutions considered by the automotive domain. Session 2 presents the scientific problems related to the use of these new platforms and some of the proposed approaches to solve them. Session 3 is dedicated to cyber security aspects in future cars.

0830 - 0840 **Welcome and Opening****Organiser:** Selma Saidi, Hamburg University of Technology, DE0840 - 1010 **Session 1: New Hardware Solution for Future Cars****Chair:** Muhammad Shafique, Vienna University of Technology (TU Wien), AT0840 **Engineering Dependable Platforms for Automated Driving****Speaker:** Simon Burton, Robert Bosch GmbH, DE0910 **Why Multi-Core Microcontroller Architectures like AURIX will be ubiquitous in Autonomous Cars****Speaker:** Albrecht Mayer, Infineon Technologies AG, DE

- 0940 Consolidating High-Performance and High-Integrity Autonomous Driving Functions on the MPPA Manycore Processor
Speaker: Benoît Dupont de Dinechin, Kalray S.A., FR
- 1010 - 1030 **Coffee break**
- 1030 - 1215 **Session 2: Predictability and Efficiency in Multicore Architectures**
Chair: Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE
- 1030 Efficient Usage of Many-core Heterogeneous Processor Architectures in Critical Real-time Embedded Systems
Speaker: Eduardo Quinones, Barcelona Supercomputing Center, ES
- 1100 A Scalable Approach For Parallelizing Legacy Embedded Control Software
Speakers: Hermann von Hasseln¹ and Stefan Resmerita²
¹Daimler AG, DE; ²University of Salzburg/Chrona GmbH, AT, AT
- 1145 LET Based Communication for Heterogeneous Workloads in Multicore Systems
Speaker: Rolf Ernst, TU Braunschweig, DE
- 1215 - 1330 **Lunch break**
- 1330 - 1500 **Session3: Embedded Security in Cars**
Chair: Rolf Ernst, TU Braunschweig, DE
- 1330 Trends in Automotive Security
Speaker: Andre Osterhues, ESCRYPT GmbH., DE
- 1400 Securing the Connected Car
Speaker: Timo van Roermund, NXP Semiconductors, Hamburg, DE
- 1430 Automotive Microcontrollers - its not just all about safety and security.
Speaker: Glenn Farrall, Infineon Technologies AG, Bristol., GB
- 1500 - 1530 **Coffee break**
- 1530 - 1630 **Panel Discussion**
- 1530 **Panel1: The Role of Hardware Design in Safety and Security**
- 1600 **Panel2: Automotive IoT: The Challenge of Communication and Software Integration**
- 1630 - 1640 **Closing Session**

W08

Engineering Multi-Scale Systems for Health, Energy and the Environment

5ABC 0830 - 1730

Organisers: Martin Rajman, EPFL, CH
Patrick Mayor, nano-tera.ch, CH

The main objective of this workshop is to provide an expert overview of the main scientific achievements produced in the framework of Nano-Tera.ch, a Swiss national program supporting research in multi-scale system engineering for health, security, energy and the environment. The broad objectives of the program are to improve quality of life and security of people and to create innovative products, technologies and manufacturing methods, thus resulting in job and revenue creation. Launched in 2008, Nano-Tera.ch is one of the large-

est federal programs funding research in engineering sciences. The research funded resulted in more than 1000 peer-reviewed publications and numerous prototypes and demonstrators, a tangible sign that the program focuses on concrete collaborative research leading to potentially exploitable results. The research carried out in the program explores various key thematic areas. Smart prosthetics and body repair covers topics ranging from image-guided micro surgery for hearing aid implantation, to tactile prosthetics as well as spinal cord neuroprosthesis for restoration of locomotion. Health monitoring addresses the use of smart textiles for monitoring long-term obesity, smart band-aids, newborn care, and personalized therapeutic drug monitoring. Innovative medical platforms include flexible MRI detectors, cancer diagnostic using cantilever sensors, or high-performance portable 3D ultrasound platforms, among others. In addition to these health-related challenges, Nano-Tera.ch also tackles important issues in environmental monitoring, with technologies such as distributed sensor networks for air quality monitoring or natural hazard detection, multi-color lasers analyzing greenhouse gases or aquatic robots tracking water pollutants. Finally, Nano-Tera.ch has been focusing on the crucial theme of smart energy, with projects addressing ultra-high performance photovoltaic cells, economically viable renewable energy production through solar-hydrogen generators, or smart power grid monitoring and management.

0900 - 1300 **Nano-Tera.ch Final Event: morning session**

0900 **Welcome**

0910 **Engineering Multi-Scale Systems for Health, Energy and the Environment**

Speaker: Giovanni De Micheli, EPFL, CH

1000 **Keynote speech: "The virtual personal health coach: Tools for prevention through behavior change and for management of chronic disease"**

Speaker: Chris Van Hoof, IMEC, BE

1100 **Coffee break**

1130 **Thematic Nano-Tera presentation: Health Monitoring**

Speaker: Bradley Nelson, ETHZ, CH

1200 **Thematic Nano-Tera presentation: Smart Prosthetics and Body Repair**

Speaker: Stefan Weber, Uni Bern, CH

1230 **Short PhD students presentations (part 1)**

1300 **Lunch & Exhibition**

1400 - 1730 **Nano-Tera.ch Final Event: afternoon session**

1400 **Keynote speech: "The bio-inspired artificial pancreas for treatment of diabetes"**

Speaker: Pantelis Georgiou, Imperial College London, GB

1500 **Thematic Nano-Tera presentation: Medical Platforms**

Speaker: Luca Benini, ETHZ, CH

1530 **Coffee break**

1600 **Thematic Nano-Tera presentation: Environmental Monitoring**

Speaker: Alcherio Martinoli, EPFL, CH

1630 **Thematic Nano-Tera presentation: Smart Energy**

Speaker: Christophe Moser, EPFL, CH

1700 **Short PhD students presentations (part 2)**

EXHIBITION THEATRE SESSIONS

Exhibition Theatre (2A) 1000 - 1700

Organisers: Jürgen Haase, edacentrum GmbH, DE
Marisa Lopez-Vallejo, UPM, ES

Exhibition Theatre 2017 feat. Internet of Things and Smart Devices, High Performance Computing and a Special Student's Programme

In addition to the conference programme during DATE 17, there will be a presentation theatre as part of the exhibition from Tuesday 28 March to Thursday 30 March 2017. Attendees will profit from having an industry forum in the midst of Europe's leading electronic systems design event. The theatre is located in Room 1A close to the exhibition hall as well as to the rooms of the technical conference programme, thus affording easy access for exhibition visitors as well as for conference delegates.

The sessions of DATE 2017 Exhibition Theatre are open to conference delegates as well as to exhibition visitors.

Internet of Things and Smart Devices

The eleven Exhibition Theatre sessions will highlight technical presentations and panel discussions from leading companies, research projects and networks represented in the DATE 2017 Exhibition. A special emphasis will be on Internet of Things Applications, including Smart Medical Devices, Smart Energy and Self-Powered Devices, Smart Wearable Sensors. Special attention will also be given to security aspects in the upcoming internet of insecure things. Newest research results, technologies and solutions for cloud computing and for high performance computing also will be highlighted by DATE 2017 Exhibition Theatre programme and by DATE 2017 Exhibition.

Special Student's Programme

DATE 2017 for the first time will offer in the Exhibition Theatre a programme dedicated especially to students. It will include technical presentations from local industry, market leaders in EDA, semiconductors and application industries, a panel discussion and as special highlight a CV fair.

Please see presented below information on the Exhibition Theatre sessions. Extensions of this programme, list of contributing companies and institutes and further details of the exhibition sessions will be published on the DATE web portal and complemented regularly. Before your DATE attendance, please visit the web portal for an update.

EXHIBITION THEATRE SESSIONS

Room 2A

2.8a	Smart Medical Devices	TUE 1130 - 1230
2.8b	Smart Medical Devices, Part 2	TUE 1230 - 1300
3.8	Addressing Challenges in Today's Datacenter Systems' Design	TUE 1430 - 1600
4.8	CV Fair DATE 2017	TUE 1700 - 1830
6.8	HiPEAC: European Network on High Performance and Embedded Architecture and Compilation	WED 1100 - 1230
7.8	Smart Energy and Self-Powered Devices	WED 1430 - 1530
8.8	Panel: Technology startups. Vision from Academia and Industry	WED 1700 - 1830
9.8	The Internet of INSECURE Things	THU 0830 - 1000
10.8a	Smart and Wearable Sensors for Health	THU 1100 - 1200
10.8b	IoT Edge Devices	THU 1200 - 1230
11.8	Hot Topic Session: Biologically-inspired techniques for smart, secure and low power SoCs	THU 1400 - 1530
12.8	Hot Topic Session: Cyberphysical Microfluidic Biochips: EDA Challenges and Opportunities to Bridge the Gap between Microfluidics and Microbiology	THU 1600 - 1730

2.8a

Smart Medical Devices, Part 1

Exhibition Theatre 1130 - 1230

Organiser: Patrick Mayor, EPFL, CH

The goal of this session is to present concrete examples of smart medical devices, such as a novel surgical robot for hearing implant surgery, a measurement module for the identification of cancer cells through elastic properties, as well as a sensing pad for non-invasive wound monitoring.

2.8b

Smart Medical Devices, Part 2

Exhibition Theatre 1230 - 1300

Organiser: John Zhao, MathWorks, US

1230

Matlab and Simulink in the Smart Devices and Big Data Era

Speaker: Stefano Olivieri, MathWorks Academia Group, US

Smart connected devices and Internet of Things (IoT) are emerging technologies that are impacting diverse industries, including automotive, energy, healthcare, retail, smart manufacturing, smart buildings and homes, smart transportation, etc. Combining internet-connected devices with cloud computing, machine learning, and other data analytics approaches is enabling products and solutions that are transforming the way we live and work. For example, Smart Medical Devices are key components of new products and solutions that may help healthcare professionals to improve health outcomes from anywhere, leading to increased value for the patient.

However, a system developer working on such products and services faces challenges in capturing, storing, and analyzing the Big Data generated from a multitude of devices. Also, integrating Smart Devices, IoT and Big Data raises specific challenges for data acquisition, reduction, and transmission, using increasingly sophisticated technologies such as RFID tags, Wireless Sensor Nodes and mobile devices.

Using the development of a Smart Medical Device based healthcare application as an example, this presentation will discuss how engineers and scientists creating smart devices and IoT systems can use MATLAB and Simulink to access and analyze huge data sets from devices, sensors, and databases; apply deep learning and other machine-learning techniques to develop predictive models; and design and test smart devices that wirelessly interact with cloud services like ThingSpeak™, an analytic IoT platform that can run MATLAB code on demand in the cloud.

3.8

Addressing Challenges in Today's Datacenter Systems' Design

Exhibition Theatre 1430 - 1600

Organiser: Ousmane Diallo, EPFL, CH

1430

Server Benchmarking and Design with Cloudsuite 3.0

Speaker: Javier Picorel, EPFL, CH

Since its inception, CloudSuite (cloudsuite.ch) has emerged as a popular suite of benchmarks both in industry and among academics for the performance evaluation of cloud services. The EuroCloud Server project blue-printed key optimizations in server SoCs based on the salient features of CloudSuite benchmarks that lead to an order of magnitude improvement in efficiency while preserving QoS. ARM-based server products (e.g., Cavium ThunderX) have now emerged following these guidelines and showcasing the improved efficiency. CloudSuite 3.0 is a major enhancement over prior releases both in benchmarks and infrastructure. It includes benchmarks that represent massive data manipulation with tight latency constraints such as in-memory data analytics using Apache Spark, a new real-time video streaming benchmark following today's most popular video-sharing website setups, and a new web serving benchmark mirroring today's multi-tier web server software stacks. To ease the deployment of CloudSuite into private and public cloud systems, the benchmarks are integrated into the Docker software container system and Google's PerfKit Benchmark. Dock-

1515

Protecting Data in FaRM and RDMA Networks with Catapult

Speaker: Greg O'Shea, Microsoft, US

FaRM is an in-memory, transactional database that runs distributed across a cluster of Windows Servers that are connected by a high-speed Remote Direct Memory Access (RDMA) network. Data in FaRM are stored in DRAM and exposed directly to the L2 network by the server's RDMA network adapters, so that other members of the FaRM cluster can access the data with great efficiency. RDMA enables a network adapter to directly access the memory of another server in the same Ethernet network bypassing the operating system in both servers. This enables low-latency and high-bandwidth data access across the entire cluster. However, RDMA provides no security: the data are also accessible to every other server attached to the same Ethernet network, and message transfers are vulnerable to replay and modification. We present our work to protect data in FaRM using a bump-in-the-wire firewall for RDMA. Based upon the FPGA cards widely deployed in Windows Servers within Microsoft, the firewall exists as a barrier between a FaRM server's RDMA adapter and the local Ethernet switch. It prevents packets from outside the FaRM cluster from ever reaching the server's RDMA adapter, and it protects RDMA packets between members of the FaRM cluster by encapsulating them in DTLS tunnels. We show that implementing a similar level of protection in software can be prohibitively expensive.

4.8

CV Fair DATE 2017

Exhibition Theatre 1700 - 1830

Organiser: Marisa Lopez-Vallejo, UPM, ES

The Curriculum Vitae (also known as a vita or CV) is the first point of contact between employee and employer. It must provide a concise overview of academic background and achievements. Furthermore, it usually should catch the attention of the readers, get them to take a closer look at you and ultimately invite you for an interview. Philippe Ory, Head of the EPFL Career Center, will open this CV Fair with a talk on the key issues that must be addressed when writing a CV.

Afterwards, organizations participating in the CV Fair will give a brief presentation with basic information about the company, potential positions or internships, what types of students are being sought, etc. The CV fair is designed to allow for students to engage in individual conversations with the company or organization team and ask specific questions that may have arisen during the presentation.

6.8

HiPEAC: European Network on High Performance and Embedded Architecture and Compilation

Exhibition Theatre 1100 - 1230

Organiser: Catherine Roderick, Barcelona Supercomputing Center, ES

This session will showcase the activities of this network of research expertise. HiPEAC members come from both industry and academia and, together, form a community of expertise in Europe which reinforces and strengthens R&D activities. We offer funding for industrial PhD internships and short-term collaborations between early-career researchers and other research centres, as well as annual Tech Transfer Awards and communications and recruitment services. Annual HiPEAC activities include a high-profile conference, a researcher summer school and two Computing Systems Weeks, which are networking and knowledge-exchange gatherings. We also produce a biennial technology roadmap, the HiPEAC Vision, which recommends future actions and priorities for the European computing systems community and is a key source of reference for the European Commission. In this session, after a brief introduction to HiPEAC, we highlight some of our members' innovative and groundbreaking research and development activities.

- 1100 **Accelerated Data Centers for Cloud Computing: The Vineyard Platform**
Speaker: Dimitrios Soudris, National Technical Univ. of Athens and ICCS, GR
- 1115 **High-Performance Parallelisation of Real-Time Applications with the Upscale SDK**
Speaker: Luis Miguel Pinho, Polytechnic of Porto, PT
- 1130 **Power-Aware Software Mapping of Parallel Applications Onto Heterogeneous MPSOCS**
Speaker: Gereon Onnebrink, RWTH Aachen University, DE
- 1145 **Overview of MANGO: Exploring Manycore Architectures for Next-Generation HPC Systems**
Speaker: José Flich, Technical University of Valencia, ES
- 1200 **AEGLE: An Interplay of High Performance and Cloud Computing for Big Bio-Data Analytics Supporting Integrated Health-Care Services**
Speaker: Dimitrios Soudris, National Technical Univ. of Athens and ICCS, GR
- 1215 **Eyes of Things**
Speaker: Matteo Sorci, nVISO, CH

7.8

Smart Energy and Self-Powered Devices

Exhibition Theatre 1430 - 1530

Organiser: Patrick Mayor, EPFL, CH

The goal of this session is to present concrete examples of novel designs for next-generation energy-efficient computing architectures and real-time monitoring and management of smart grids, as well as robust low-power networks of acoustic detectors for natural hazard warning systems.

8.8

Panel: Technology startups. Vision from Academia and Industry

Exhibition Theatre 1700 - 1830

Organiser: Marisa Lopez-Vallejo, UPM, ES

Technology entrepreneurship implicates taking a technology idea and finding a high-potential commercial opportunity, gathering resources such as talent and capital, considering how to market the idea, and managing rapid growth. It is a very high-potential path with a chance of both high earnings and large direct impact. However, it is also a really difficult path, and only small number of people are successful.

Success in this kind of business requires strong technical skills, capacity to deal with high risk of failure, and extremely hard work. In this panel we will discuss which are the challenges, opportunities and risks of creating technology startups.

Participants:

- Paul Andres, Legal Consultant, CH
- Karim Kanoun, Mobile and Embedded Development Manager at Gait Up S.A., CH
- Paul Keenan, Director of the IT Development Center Lausanne at Credit Suisse S.A., CH
- Gian Paolo Perrucci, Mobility and Apps Solution Manager at Nestlé, CH
- Amin Shokrollahi, Founder and CEO of Kandou Bus, CH

9.8

The Internet of INSECURE Things

Exhibition Theatre 0830 - 1000

Organiser: Marcello Coppola, STMicroelectronics, FR

Today everything from the door locks, a heating system or vehicle can be connected to internet opening the endless possibilities of future innovative technologies. As more low-power and internet-connected gadgets and sensors are integrated to our lives, an increase in demand for developing secure and trustworthy IoT-based systems is becoming the key element to make winning products.

Although, there has been a steady increase in improving the security, still proper authentication and encrypted communications are not common; making the overall Internet as a network of insecure things. This session proposes a journey through several speeches to show the advances in technologies that master the security aspects of IoT.

The session starts with an in-depth overview of security challenges and the trends in the IoT ecosystem against cyber-threats. Then, introduces the STM32 and the secure IoT platforms based on STM32 called SECube. Finally, the session provides some real use cases for smart vehicle, where IoT have a big impact on the type of applications and services that can be deployed using the association between vehicle and the homes of their owners. Last but not least, all the pre-registered attendees are eligible to get one of IoT platforms presented by the speakers via the www.secube.eu web site.

0830

Setting the Stage

Speaker: Marcello Coppola, STMicroelectronics, FR

0835

Challenges for Secure IoT

Speaker: Paolo Prinetto, Politecnico di Torino, IT

0850

Mitigating the Risks in IoT with an Effective Security Offer

Speaker: Michele Scarlatella, STMicroelectronics, FR

0905

University Experiences Using a Secure IoT Platform Based on STM32

Speaker: George Kornarors, Univ. of Applied Sciences of Crete, GR

0920

SECUBE™: The Secure Commercial IoZ Platform

Speaker: Antonio Varriale, Blu5 Labs Ltd, MT

0940

Secure Communication in Automotive

Speaker: Giovanni Gherardi, Energica Motor Company, IT

10.8a

Smart and Wearable Sensors for Health

Exhibition Theatre 1100 - 1200

Organiser: Patrick Mayor, EPFL, CH

The goal of this session is to present three concrete examples of innovative wearable devices: a contactless monitoring system using dedicated imaging to accurately measure heart and respiratory rates of neonates, wearable devices integrated in smart textiles for the long-term monitoring of obese patients, as well as a miniature sensor for non-invasive restoration of tactile sensations.

10.8b

IoT Edge Devices

Exhibition Theatre 1200 - 1230

1200

Mentor's Custom/Analog Solutions for IoT Edge Devices

Speaker: Jeff Miller, Mentor Graphics, US

11.8

Hot Topic Session: Biologically-inspired techniques for smart, secure and low power SoCs

Exhibition Theatre 1400 - 1530

Organisers: Andy M. Tyrrell, University of York, GB
Lukas Sekanina, Brno University of Technology, CZ

Chair: Andy M. Tyrrell, University of York, GB

Co-Chair: Lukas Sekanina, Brno University of Technology, CZ

While advanced well-tuned techniques are employed in current integrated circuits to increase the lifetime of cyber-physical, IoT and other systems, major concerns and important product differentiators such as power, security and variability continue to be major design factors. For many applications a sacrifice of performance or accuracy is acceptable in exchange for extremely low power consumption. However, even when this sacrifice is possible, other conflicting performance features must still be taken into account. Biologically-inspired techniques such as evolutionary algorithms and artificial neural networks have been used in the mainstream circuit design community infrequently. Recent years have witnessed a significant development and progress in these fields. The goal of this Special Session is to present latest research results from worldwide leading experts addressing state-of-the-art biologically-inspired techniques and devices that demonstrate the efficacy of such methods to designs focused on smart, low-power, and secure systems on chip.

1400

An Evolutionary Approach to Runtime Variability Mapping and Mitigation on a Multi-Reconfigurable Architecture

Speaker: Simon Bale, University of York, GB
Authors: Simon Bale, Pedro Campos, Martin Albrecht Trefzer, James Walker and Andy Tyrrell, University of York, GB

1418

Towards Low Power Approximate DCT Architecture for HEVC Standard

Speaker: Zdenek Vasicek, Brno University of Technology, CZ
Authors: Zdenek Vasicek, Vojtech Mrazek and Lukas Sekanina, Brno University of Technology, CZ

1436

Semantic Driven Hierarchical Learning for Energy-Efficient Image Classification

Speaker: Priyadarshini Panda, Purdue University, US
Authors: Priyadarshini Panda and Kaushik Roy, Purdue University, US

1454

Machine Learning for Run-Time Energy Optimisation in Many-Core Systems

Speaker: Geoff Merrett, University of Southampton, GB
Authors: Dwaipayan Biswas¹, Vibishna Balagopal¹, Rishad Shafik², Bashir Al-Hashimi¹ and Geoff Merrett¹
¹University of Southampton, GB; ²Newcastle University, GB

1512

An Evolutionary Approach to Hardware Encryption and Trojan-Horse Mitigation

Speaker: Ernesto Sanchez, Politecnico di Torino, IT
Authors: Andrea Marcelli, Marco Restifo, Ernesto Sanchez and Giovanni Squillero, Politecnico di Torino, IT

Hot Topic Session: Cyberphysical Microfluidic Biochips: EDA Challenges and Opportunities to Bridge the Gap between Microfluidics and Microbiology

Exhibition Theatre 1600 - 1730

Organisers: Seetal Potluri, Technical University of Denmark, DK
Paul Pop, Technical University of Denmark, DK

Chair: Jan Madsen, Technical University of Denmark, DK

Co-Chair: Seetal Potluri, Technical University of Denmark, DK

Microfluidic biochips (also called lab-on-a-chip) are replacing the conventional biochemical analyzers by integrating all the necessary functions for biochemical analysis using microfluidics. The current trend is towards cyberphysical biochip platforms that integrate novel sensors and actuators, as well as on-chip control circuits. Motivated by the similarity to microelectronics, researchers have started to propose EDA tools for the synthesis of microfluidic biochips. However, we advocate for a paradigm shift, to bridge the formidable barrier that separates engineering (or chip design) from practical biochemistry and microbiology. The special session will serve as a "call to arms" for more focused and relevant research to increase the adoption of microfluidics in translational research.

1600

Digital-Microfluidic Biochips for Quantitative Analysis: Bridging the Gap Between Microfluidics and Microbiology

Speaker: Krishnendu Chakrabarty, Duke University, US

Authors: Mohamed Ibrahim and Krishnendu Chakrabarty, Duke University, US

1630

The Case for Semi-Automated Design of MVLSI Biochips

Speaker: Jeffrey McDaniel, University of California, Riverside, US

Authors: Jeffrey McDaniel, William H. Grover and Philip Brisk, University of California, Riverside, US

1700

Synthesis of On-Chip Control Circuits for MVLSI Biochips

Speaker: Seetal Potluri, Technical University of Denmark, DK

Authors: Seetal Potluri¹, Alexander Schneider², Martin Hørslev-Petersen², Paul Pop² and Jan Madsen²

¹Xilinx Asia Pacific, SG; ²Technical University of Denmark, DK

1715

Scheduling and Optimization of Genetic Logic Circuits on Microfluidic Biochips

Speaker: Tsung-Yi Ho, National Tsing Hua University, TW

Authors: Yu-Jhih Chen¹, Sumit Sharma², Sudip Roy³ and Tsung-Yi Ho¹

¹National Tsing Hua University, TW; ²Indian Institute of Technology Roorkee, IN; ³IIT Roorkee, IN

The University Booth is organised during DATE and will be located in booth 1 of the exhibition area. All demonstrations will take place from Tuesday, March 28 to Thursday, March 30, 2017 during DATE. Universities and public research institutes have been invited to submit hardware or software demonstrators.

The University Booth programme is composed of 39 demonstrations from 13 different countries, presenting software and hardware solutions. The programme is organised in 11 sessions of 2 or 2.5 h duration and will cover the topics:

- Electronic Design Automation Prototypes
- Hardware Design and Test Prototypes
- Internet-of-Things Prototypes
- Wearable Electronics and Smart Medical Prototypes

The University Booth at DATE 2017 invites you to booth 1 to find out more about the latest trends in software and hardware from the international research community.

Several demonstrators will be shown more than once, giving visitors more flexibility to come to the booth and find out about the latest innovations.

We are sure that the demonstrators will give an attractive supplement to the DATE conference program and exhibition. We would like to thank all contributors to this programme.

More information is available online at

www.date-conference.com/exhibition/u-booth.

The following demonstrators will be presented at the University Booth.

A FRAMEWORK FOR VARIATION-AWARE ANALOG CIRCUITS SIZING

Presenter: Ons Lahiouel, Concordia University, CA

Authors: Mohamed H. Zaki and Sofiene Tahar, Concordia University, CA

Timeslots: UB10.1 (Thursday, March 30, 2017 1200 - 1430)

Abstract: Today's analog design faces significant challenges due to circuit complexity and short time-to-market windows. The proposed demonstration presents new techniques for enhancing variation-aware circuits sizing. The sizing problem is encoded using nonlinear constraints. A new algorithm using Satisfiability Modulo Theory (SMT) solving techniques exhaustively explores the design space and computes a continuous set of feasible sizing solutions. Two methods for the computation of parametric yield are implemented. The first method combines the advantages of sparse regression and SMT solving techniques for reliable and accelerated yield estimation. The second approach employs a statistical classifier to reduce the number of simulations. An optimization process using a two-step exploration strategy is also integrated to find the feasible design point with the highest yield. Experimental results show that our approach locates higher quality of design point within less run time.

A TOOL FOR STATIC INSTRUCTION SET ARCHITECTURE ANALYSIS

Presenter: Peer Adelt, Paderborn University / C-LAB, DE

Authors: Bastian Koppelman¹, Wolfgang Mueller¹, Bernd Kleinjohann² and Christoph Scheytt¹

¹Heinz-Nixdorf Institute, DE; ²Paderborn University / C-LAB, DE

Timeslots: UB09.1 (Thursday, March 30, 2017 1000 - 1200)

Abstract: Mutation based testing, which is applied to assess testbenches by mutations of designs under test, is well established in the hardware and software domain. We demonstrate our tool, which analyses all 798 instructions of the TriCore™ microcontroller architecture for mutations of their binary representation. The tool provides an interactive graphical interface, which indicates general and detailed instruction set (ISA) specific statistics of 1-, 2- and 3-bitflip mutations in opcode, data and address sections of the instructions and their impact on the program execution. The ISA analysis tool is applied as a front-end for automatic mutation generations of TriCore™ binaries. In this context, we also show how the CPU emulator QEMU can be applied as a framework for mutation based analysis based on the static analysis of the TriCore™ ISA and the software binary.

A VOLTAGE-SCALABLE FULLY DIGITAL ON-CHIP MEMORY FOR ULTRA-LOW-POWER IOT PROCESSORS

Presenter: Jun Shiomi, Kyoto University, JP

Authors: Tohru Ishihara and Hidetoshi Onodera, Kyoto University, JP

Timeslots: UB01.5 (Tuesday, March 28, 2017 1030 - 1230)
UB02.5 (Tuesday, March 28, 2017 1230 - 1500)
UB03.5 (Tuesday, March 28, 2017 1500 - 1730)
UB04.5 (Tuesday, March 28, 2017 1730 - 1930)
UB11.5 (Thursday, March 30, 2017 1430 - 1630)

Abstract: A voltage-scalable RISC processor integrating standard-cell based memory (SCM) is demonstrated. Unlike conventional processors, the processor has Standard-Cell based Memories (SCMs) as an alternative to conventional SRAM macros, enabling it to operate at a 0.4 V single-supply voltage. The processor is implemented with the fully automated cell-based design, which leads to low design costs. By scaling the supply voltage and applying the back-gate biasing techniques, the power dissipation of the SCMs is less than 20 uW, enabling the SCMs to operate with ambient energy source only. In this demonstration, the SCMs of the processor operates with a lemon battery as the ambient energy source.

ACCELERATORS: RECONFIGURABLE SELF-TIMED DATAFLOW ACCELERATOR & FAST NETWORK ANALYSIS IN SILICON

Presenter: Alessandro de Gennaro, Newcastle University, GB

Authors: Danil Sokolov and Andrey Mokhov, Newcastle University, GB

Timeslots: UB02.7 (Tuesday, March 28, 2017 1230 - 1500)
UB03.7 (Tuesday, March 28, 2017 1500 - 1730)
UB04.7 (Tuesday, March 28, 2017 1730 - 1930)

Abstract: Many real-life applications require dynamically reconfigurable pipelines to handle incoming data items differently depending on their values or current operating mode. A demo will show the benefits of an asynchronous accelerator for ordinal pattern encoding with reconfigurable pipeline depth. This was designed, simulated and verified using dataflow structure formalism in Workcraft toolset. The self-timed chip, fabricated in TSMC 90nm, shows high resilience to voltage variation and configurable accuracy of the results. Applications with underlying graph models foster the importance of a fast and flexible approach to graph analysis. To support

medicine discovery biological systems are modelled by graphs, and drugs can disconnect some of the connections. A demo will show how graphs can be automatically converted into VHDL designs, which are synthesised into a FPGA for the analysis: thousand times faster than in software. Single stand will be used for both case studies.

AF3-MC: DEVELOPMENT OF MIXED CRITICALITY SYSTEMS USING MBSE

Presenter: Thomas Boehm, fortiss, DE

Authors: Johannes Eder and Sebastian Voss, fortiss, DE

Timeslots: UB09.4 (Thursday, March 30, 2017 1000 - 1200)
UB10.4 (Thursday, March 30, 2017 1200 - 1430)
UB11.4 (Thursday, March 30, 2017 1430 - 1630)

Abstract: AutoFOCUS3 (<https://af3.fortiss.org/>) is an open-source model-based development tool, including a number of different analysis- and verification tools as well as design space exploration functionality, task scheduling dependent on a number of system requirements (timing, resource, energy, etc.), and code generators targeting C-code or VHDL. The presented demonstrator illustrates both a SW tool demonstrator and a corresponding HW demonstrator setup to show how a seamless model-based system approach could look like, w.r.t. to mixed-critical applications integrated on a (COTS) MC-platform. A floating ball can be controlled by a person by moving his hand over an US sensor, providing input to the control loop implemented in the high criticality part of the system. The low criticality part of the system which is running on the same CPU consists of the computation of the digits of PI and of the Fibonacci sequence, providing computationally intensive neighbors to the control loop.

BRAIN TO COMPUTER CONNECTIONS: A FAST TIME-DOMAIN APPROACH FOR BCI TRAINING

Presenter: Giovanni Mezzina, Politecnico di Bari, Italy, IT

Authors: Valerio Francesco Annese and Daniela De Venuto, Politecnico di Bari, IT

Timeslots: UB06.6 (Wednesday, March 29, 2017 1200 - 1400)

Abstract: We present a P300-based Brain Computer Interface (BCI) approach for the brain control of external devices through an innovative approach. The herein proposed HW/SW system acquires the signal from 6 EEG channels and synchronizes them with ad-hoc designed visual stimuli that evokes the P300 signal. The BCI signal processing comprises: (i) a Machine Learning stage, which is based on an algorithm (t-RIDE), which calibrates the system in ~190s (ii) a smart approach for the time-domain features extraction greatly reduces the computational effort, speeding up the classification and finally (iii) the on-line classification, which is entrusted to a linear classifier. Noteworthy results obtained in experimental setup are: (i) P300 spatio-temporal characterization in 1.95s, (ii) classification accuracy of $80.5 \pm 4.1\%$ on single-trial. (iii) real time classification in 22ms (WC). As a PoC, supporting videos will show how the BCI outcomes can pilot a prototype car.

COSSIM: A NOVEL, COMPREHENSIBLE, ULTRA-FAST, SECURITY-AWARE CPS SIMULATOR

Presenter: Nikolaos Tampouratzis, Technical University of Crete, GR

Authors: Antonios Nikitakis and Andreas Brokalakis, Synelxis Solutions Ltd, GR

Timeslots: UB07.1 (Wednesday, March 29, 2017 1400 - 1600)
UB08.1 (Wednesday, March 29, 2017 1600 - 1800)

Abstract: One of the main problems Cyber Physical Systems (CPS) and Highly Parallel Systems (HPS) designers face is the lack of simulation tools and models for system design and analysis. This is mainly because the majority of the existing simulation tools can handle efficiently only parts of a system (e.g. only the processing or only the network) while none of them supports the notion of security. Moreover, most of the existing simulators need extreme amounts of processing resources while faster approaches cannot provide the necessary precision and accuracy. COSSIM is an open-source framework that seamlessly simulates, in an integrated way, the networking and the processing parts of the CPS and Highly Parallel Heterogeneous Systems. In addition, COSSIM supports accurate power estimations while it is the first such tool supporting security as a feature of the design process. The complete COSSIM framework together with its sophisticated GUI will be presented.

DEMONSTRATION OF HW/SW CO-PROCESSING WITH FPGA FOR FAST VISUAL NAVIGATION OF ROVERS

Presenter: Konstantinos Maragos, National Technical University of Athens, GR

Authors: George Lentaris and Dimitrios Soudris, National Technical University of Athens, GR

Timeslots: UB01.3 (Tuesday, March 28, 2017 1030 - 1230)

Abstract: Autonomy, speed and accuracy constitute vital factors for the successful rover-exploration missions. However, the extremely low performance of the on-board space-grade CPUs in conjunction with the increased complexity of the sophisticated computer vision algorithms become a serious bottleneck for fast rover navigation. In this work, we present a HW/SW co-design solution based on FPGA to accelerate visual odometry algorithms tailored to the needs of future Mars exploration missions being scheduled by European Space Agency. For demonstration purposes, we use a Xilinx Kintex-7 FPGA to process images and perform feature detection, description, and matching. The FPGA communicates via ethernet port with the host CPU, which performs filtering and egomotion estimation with absolute orientation. We present the navigation path of a hypothetical moving rover which processes successively stereo images acquired by a hypothetical Martian surface while live-recording the CPU-FPGA co-processing.

EMU: RAPID FPGA PROTOTYPING OF NETWORK SERVICES IN C#

Presenter: Salvator Galea, University of Cambridge, GB

Authors: Nik Sultana¹, Pietro Bressana², David Greaves¹, Robert Soulé², Andrew W Moore¹ and Noa Zilberman¹

¹University of Cambridge, GB; ²Università della Svizzera italiana, CH

Timeslots: UB09.7 (Thursday, March 30, 2017 1000 - 1200)
UB10.7 (Thursday, March 30, 2017 1200 - 1430)
UB11.7 (Thursday, March 30, 2017 1430 - 1630)

Abstract: General-purpose CPUs and OS abstractions impose overheads that make it challenging to implement network functions and services in software. On the other hand, programmable hardware such as FPGAs suffer from low-level programming models, which make the rapid development of network services cumbersome. We demonstrate Emu, a framework that makes use of an HLS tool (Kiwi) and enables the execution of high-level descriptions of network services, written in C#, on both x86 and Xilinx FPGA. Emu

therefore opens up new opportunities for improved performance and power usage, and enables developers to more easily write network services and functions. We demonstrate C# implementations of network functions, such as Memcached and DNS Server, using Emu running on both x86 and NetFPGA-SUME platform and show that they are competitive to natively written hardware counterparts while providing a superior development and debug environment.

FLEXPORT: FLEXIBLE PLATFORM FOR OBJECT RECOGNITION & TRACKING TO ENHANCE INDOOR LOCALIZATION AND MAPPING

Presenter: Marko Rößler, Technische Universität Chemnitz, DE

Authors: Christian Schott, Murali Padmanabha and Ulrich Heinkel, TU Chemnitz, DE

Timeslots: UB03.3 (Tuesday, March 28, 2017 1500 - 1730)
UB07.3 (Wednesday, March 29, 2017 1400 - 1600)
UB09.3 (Thursday, March 30, 2017 1000 - 1200)

Abstract: Object detection plays a crucial role in realizing intelligent indoor localization and mapping techniques. With the advantages of these techniques comes the complexity of computing hardware and the mobility. While the availability of open source computer vision algorithms and High-Level-Synthesis framework accelerates the development, the hybrid processing architecture of an All Programmable System on Chip (APSoC) enables efficient hardware-software partitioning. Using these tools, a generic platform was designed for evaluating the computer vision algorithms. Open source components such as Linux kernel and OpenCV libraries were integrated for evaluation of the algorithms on the software while Vivado HLS framework was used to synthesize the hardware counter parts. Algorithms such as Sobel filtering and Hough Line transformation were implemented and analyzed. The capabilities of this platform were used to realize a mobile object detection system for enhancing the localization techniques.

GNOCS: AN ULTRA-FAST, HIGHLY EXTENSIBLE, CYCLE-ACCURATE GPU-BASED PARALLEL NETWORK-ON-CHIP SIMULATOR

Presenter: Amir CHARIF, TIMA, FR

Authors: Nacer-Eddine Zergainoh and Michael Nicolaidis, TIMA, FR

Timeslots: UB04.6 (Tuesday, March 28, 2017 1730 - 1930)
UB07.6 (Wednesday, March 29, 2017 1400 - 1600)
UB08.6 (Wednesday, March 29, 2017 1600 - 1800)
UB11.6 (Thursday, March 30, 2017 1430 - 1630)

Abstract: With the continuous decrease in feature sizes and the recent emergence of 3D stacking, chips comprising thousands of nodes are becoming increasingly relevant, and state-of-the-art NoC simulators are unable to simulate such a high number of nodes in reasonable times. In this demo, we showcase GNoCS, the first detailed, modular and scalable parallel NoC simulator running fully on GPU (Graphics Processing Unit). Based on a unique design specifically tailored for GPU parallelism, GNoCS is able to achieve unprecedented speedups with no loss of accuracy. To enable quick and easy validation of novel ideas, the programming model was designed with high extensibility in mind. Currently, GNoCS accurately models a VC-based microarchitecture. It supports 2D and 3D mesh topologies with full or partial vertical connections. A variety of routing algorithms and synthetic traffic patterns, as well as dependency-driven trace-based simulation (Netrace), are implemented and will be demonstrated

GREENOPENHEVC: LOW POWER HEVC DECODER

Presenter: Menard Daniel, INSA Rennes, FR

Authors: Julien Heulot¹, Erwan Nogues¹, Maxime Pelcat² and Wassim Hamidouche¹

¹INSA Rennes, IETR, UBL, FR; ²Institut Pascal, Université Clermont-Ferrand, FR

Timeslots: UB04.9 (Tuesday, March 28, 2017 1730 - 1930)
UB06.2 (Wednesday, March 29, 2017 1200 - 1400)

Abstract: Video on mobile devices is a must-have feature with the prominence of new services and applications using video like streaming or conferencing. The new video standard HEVC is an appealing technology for service providers. Besides, with the recent progress of SoC, software video decoders are now a reality. The challenge is to provide power efficient design to fit with the compelling demand for long battery. We present here a practical set-up demonstrating that the new HEVC standard can be implemented in software on an embedded GPP multicore platform. Different techniques have been integrated to optimize the energy: data-level and thread level parallelisms, video aware Dynamic Voltage and Frequency Scaling. To push back the limits, algorithm level approximate computing is carried-out on the in-loop filtering. The subjective tests have demonstrated that the quality degradation is almost imperceptible. A mean power of less than 1 Watt is reported for a HD 1080p/24fps video decoding.

HEPSYCODE: A SYSTEM-LEVEL METHODOLOGY FOR HW/SW CO-DESIGN OF HETEROGENEOUS PARALLEL DEDICATED SYSTEMS

Presenter: Luigi Pomante, University of L'Aquila, IT

Authors: Giacomo Valente¹, Vittoriano Muttillio¹, Daniele Di Pompeo¹, Emilio Incerto² and Daniele Ciambrone¹

¹University of L'Aquila, IT; ²Gran Sasso Science Institute, IT

Timeslots: UB08.9 (Wednesday, March 29, 2017 1600 - 1800)
UB09.9 (Thursday, March 30, 2017 1000 - 1200)
UB10.9 (Thursday, March 30, 2017 1200 - 1430)
UB11.9 (Thursday, March 30, 2017 1430 - 1630)

Abstract: Heterogeneous parallel systems have been recently exploited for a wide range of application domains, for both the dedicated (e.g. embedded) and the general purpose products. Such systems can include different processor cores, memories, dedicated ICs and a set of connections between them. They are so complex that the design methodology plays a major role in determining the success of the products. So, this demo addresses the problem of the electronic system-level hw/sw co-design of heterogeneous parallel dedicated systems. In particular, it shows an enhanced CSP/SystemC-based design space exploration step (and related ESL-EDA prototype tools), in the context of an existing hw/sw co-design flow that, given the system specification and related F/NF requirements, is able to (semi)automatically propose to the designer: - a custom heterogeneous parallel architecture; - an HW/SW partitioning of the application; - a mapping of the partitioned entities onto the proposed architecture.

ITMD: RUN-TIME MANAGEMENT OF CONCURRENT MULTITHEADED APPLICATIONS ON HETEROGENEOUS MULTI-CORES

Presenter: Karunakar Reddy Basireddy, University of Southampton, GB

Authors: Amit Singh, Bashir M. Al-Hashimi and Geoff V. Merrett, University of Southampton, GB

Timeslots: UB06.5 (Wednesday, March 29, 2017 1200 - 1400)
UB08.5 (Wednesday, March 29, 2017 1600 - 1800)

Abstract: Heterogeneous multi-cores often need to deal with multiple applications having different performance requirements concurrently, which generate varying and mixed workloads. Runtime management is required

for adapting to such performance requirements and workload variabilities, and to achieve energy efficiency. It is challenging to efficiently exploit different types of cores simultaneously and DVFS potential of cores. We present a run-time management approach that first selects thread-to-core mapping based on the performance requirements and resource availability. Then, it applies online adaptation by adjusting the voltage-frequency (V-f) levels to achieve energy optimization. We demonstrate the proposed run-time management approach on the Odroid-XU3, with various combinations of multi-threaded applications from PARSEC and SPLASH benchmarks. Results show an average improvement in energy efficiency up to 33% compared to existing approaches.

LABSMILING: A FRAMEWORK, COMPOSED OF A REMOTELY ACCESSIBLE TESTBED AND RELATED SW TOOLS, FOR ANALYSIS AND DESIGN OF LOW DATA-RATE WIRELESS PERSONAL AREA NETWORKS BASED ON IEEE 802.15.4

Presenter: Marco Santic, University of L'Aquila, IT

Authors: Luigi Pomante, Walter Tiberti, Carlo Centofanti and Lorenzo Di Giuseppe, DEWS - Università di L'Aquila, IT

Timeslots: UB02.10 (Tuesday, March 28, 2017 1230 - 1500)
UB05.10 (Wednesday, March 29, 2017 1000 - 1200)
UB06.10 (Wednesday, March 29, 2017 1200 - 1400)

Abstract: Low data-rate wireless personal area networks (LR-WPANs) are even more present in the fields of IoT, wearable devices and health monitoring. The development, deployment and test of such systems, based on IEEE 802.15.4 standard (and its derivations, e.g. 15.4e), require the exploitation of a testbed when the network is not trivial and grows in complexity. This demo shows the framework of LabSmiling: a testbed and related SW tools that connect a meaningful (but still scalable) number of physical devices (sensor nodes) located in a real environment. It offers the following services: program, reset, switch on/off single devices; connect to devices up/down links to inject or receive commands/messages/packets in/from the network; set devices as low level packet sniffers, allowing to test/debug protocol compliances or extensions. Advanced services are: possibility of design test scenarios for the evaluation of network metrics (throughput, latencies, etc.) and custom application verification.

MARGOT: APPLICATION ADAPTATION THROUGH RUNTIME AUTOTUNING

Presenter: Gianluca Palermo, Politecnico di Milano, IT

Authors: Davide Gadioli, Emanuele Vitali and Cristina Silvano, Politecnico di Milano, IT

Timeslots: UB01.6 (Tuesday, March 28, 2017 1030 - 1230)
UB02.6 (Tuesday, March 28, 2017 1230 - 1500)
UB10.6 (Thursday, March 30, 2017 1200 - 1430)

Abstract: Several classes of applications expose parameters that influence their extra-functional properties, such as the quality of the result or the performance. This leads the application designer to tune these parameters to find the configuration that produces the desired outcome. Given that the application requirements and the resources assigned to each application might vary at runtime, finding a one-fit-all configuration is not a trivial task. For this reason, we implemented the mARGOt framework that enhances an application with an adaptation layer in order to continuously tune the parameters according to the evolving situation. More in detail, mARGOt is composed of a monitoring infrastructure, an application-level adaptation engine and an extra-functional configuration framework based on the separation of concerns paradigm between functional and extra-functional aspects. At the booth, we plan to demonstrate the effectiveness of the proposed infrastructure on three real-life applications.

MATISSE: A TARGET-AWARE COMPILER TO TRANSLATE MATLAB INTO C AND OPENCL

Presenter: Luís Reis, University of Porto, PT

Authors: João Bispo and João Cardoso, University of Porto / INESC-TEC, PT

Timeslots: UB02.4 (Tuesday, March 28, 2017 1230 - 1500)
 UB03.4 (Tuesday, March 28, 2017 1500 - 1730)
 UB04.4 (Tuesday, March 28, 2017 1730 - 1930)
 UB05.4 (Wednesday, March 29, 2017 1000 - 1200)

Abstract: Many engineering, scientific and finance algorithms are prototyped and validated in array languages, such as MATLAB, before being converted to other languages such as C for use in production. As such, there has been substantial effort to develop compilers to perform this translation automatically. Alternative types of computation devices, such as GPGPUs and FPGAs, are becoming increasingly more popular, so it becomes critical to develop compilers that target these architectures. We have adapted MATISSE, our MATLAB-compatible compiler framework, to generate C and OpenCL code for these platforms. In this demonstration, we will show how our compiler works and what its capabilities are. We will also describe the main challenges of efficient code generation from MATLAB and how to overcome them.

MTA: MANCHESTER THERMAL ANALYZER

Presenter: Scott Ladenheim, University of Manchester, GB

Authors: Yi-Chung Chen, Vasilis Pavlidis and Milan Mihajlović, University of Manchester, GB

Timeslots: UB01.8 (Tuesday, March 28, 2017 1030 - 1230)
 UB05.8 (Wednesday, March 29, 2017 1000 - 1200)

Abstract: The Manchester Thermal Analyzer (MTA) is a fast thermal analysis tool to compute temperature profiles of integrated circuits (ICs) in 3-D. The thermal simulations use the finite element method to discretize the heat equation in space coupled to an implicit time-integration method and are implemented with the open-source C++ library deal.II. The MTA supports higher-order elements, several time-integration methods, and fully adaptive spatiotemporal refinement. State-of-the-art preconditioned iterative methods solve the linear systems arising from the discretized equations as efficiently as possible. Using shared memory parallelization, the MTA solves systems on the order of tens of millions enabling modeling ICs at the cell-level. We present a thermal simulation of an Intel Xeon processor within a FCLGA package with heatsink to show the diverse structures of modern ICs the MTA simulates. The MTA also models other 3-D structures such as bonded tiers, TSVs, heatsinks, and heat spreaders.

MULTI-CORE VERIFICATION: COMBINING MICROTesk AND SPIN FOR VERIFICATION OF MULTI-CORE MICROPROCESSORS

Presenter: Mikhail Chupilko, ISPRAS, RU

Authors: Alexander Kamkin, Mikhail Lebedev and Andrei Tatarnikov, ISPRAS, RU

Timeslots: UB01.4 (Tuesday, March 28, 2017 1030 - 1230)
 UB05.6 (Wednesday, March 29, 2017 1000 - 1200)
 UB09.5 (Thursday, March 30, 2017 1000 - 1200)

Abstract: The complexity of modern cache coherence protocols (CCP) in multi-core microprocessors prevents from complete verification of shared memory subsystems by means of random test-program generators (TPG). The following steps are suggested to target the problem. The first step is to separately specify CCP features and generate CCP-specific events to be used in TPG when generating a test program (TP). The protocol is specified in Promela, with Spin making a test template (TT). Spin also produces UVM (or C++TESK) testbench to make the execution of the resulting TPs to be controllable and deterministic. The second step is to let TPG produce the mem-

ory access instructions causing desired CCP-specific behavior. As a TPG we use MicroTESK. Its Ruby-based TTs abstractly describe future TPs. MicroTESK processes that TT making TP with CCP-specific events. The resulting TP is executed together with the testbench to exactly reproduce the situation Spin had found to be important for such a protocol.

NETFI-2: AN AUTOMATIC METHOD FOR FAULT INJECTION ON HDL-BASED DESIGNS

Presenter: Alexandre Coelho, Université Grenoble Alpes, FR

Authors: Miguel Solinas, Juan Fraire, Nacer-Eddine Zergainoh, Pablo Ferreyra and Raoul Velazco, TIMA, FR

Timeslots: UB08.2 (Wednesday, March 29, 2017 1600 - 1800)
UB11.2 (Thursday, March 30, 2017 1430 - 1630)

Abstract: Fault injection tools, which include fault simulation and emulation, are a well-known technique to evaluate the susceptibility of integrated circuits to the effects of radiation. This work presents a methodology to emulate Single Event Upsets (SEUs) and Single Event Transients (SETs) in a Field Programmable Gate Array (FPGA). The method proposed combines the flexibility of FPGA with the controllability provided by the MicroBlaze, to emulate HDL circuit and control the fault injection campaign. This approach has been integrated into a fault-injection platform, named NETFI (NETlist Fault Injection), developed by our research group, and received the name of NETFI-2. To validate this methodology fault injection campaign have been performed in Leon3 and Stochastic Bayesian Machine. Results on an Artix-7 FPGA show that NETFI-2 provides accurate measurements while improving the execution time of the experiment by more than 300% compared with analogous simulation-based campaigns.

NETWORKED LABS-ON-CHIPS

Presenter: Andreas Grimmer, Johannes Kepler University Linz, AT

Authors: Werner Haselmayr, Andreas Springer and Robert Wille, Johannes Kepler University Linz, AT

Timeslots: UB03.8 (Tuesday, March 28, 2017 1500 - 1730)
UB07.4 (Wednesday, March 29, 2017 1400 - 1600)

Abstract: Labs-on-Chip (LoC) allow for the miniaturization, integration, and automation of medical and bio-chemical procedures. In recent years, different technologies have been considered. However, all of them have their drawbacks, e.g. electrowetting-based LoCs suffer from the evaporation of liquids, the fast degradation of the surface coatings, and the inferior biocompatibility, while flow-based LoCs require a complex and costly multilayer fabrication process. Hence, an alternative has recently been proposed in terms of Networked Labs-on-Chips. We present and demonstrate the NLoC technology where so-called droplets flow inside channels of micrometer-size. Networking functionalities enable the designer to dynamically select the operations to be conducted. These networking functionalities exploit hydrodynamic forces acting on droplets. Moreover, NLoC devices can be produced at low cost (e.g. using 3D printers). By this, drawbacks of established LoC-technologies are addressed.

NNDNN: NEURAL NETWORKS DESIGNING NEURAL NETWORKS

Presenter: Brett Meyer, McGill University, US

Authors: Warren Gross, Sean Smithson, Ossama Ahmed and Guang Yang, McGill University, US

Timeslots: UB05.3 (Wednesday, March 29, 2017 1000 - 1200)

Abstract: Modern artificial neural networks currently achieve state-of-the-art results in various difficult problems, including image classification and speech recognition. However, both the performance and computational complexity of such models are heavily dependent on the design of charac-

teristic hyper-parameters (e.g., numbers of hidden layers or nodes per layer) which are often manually optimized. With neural networks penetrating low-power mobile and embedded areas, the need now arises to optimize not only for performance, but also for implementation cost. In our work, we present a multi-objective design space exploration method leveraging machine learning based response surface modelling to reduce the number of solutions trained and evaluated. Experimental results are presented for several image recognition datasets, demonstrating the evolution of the approximated Pareto-optimal hyper-parameters and corresponding GPU code; all while exploring only a small fraction of the design space.

NOXIM-XT: A BIT-ACCURATE POWER ESTIMATION SIMULATOR FOR NOCS

Presenter: Pierre Bomel, Université de Bretagne Sud, FR

Authors: André Rossi¹, Johann Laurent² and Erwan Moreac²

¹LERIA, Université d'Angers, Angers, France, FR; ²Lab-STICC, Université de Bretagne Sud, Lorient, FR

Timeslots: UB01.1 (Tuesday, March 28, 2017 1030 - 1230)
 UB04.1 (Tuesday, March 28, 2017 1730 - 1930)
 UB05.1 (Wednesday, March 29, 2017 1000 - 1200)
 UB06.1 (Wednesday, March 29, 2017 1200 - 1400)

Abstract: We have developed an enhanced version of Noxim (Noxim-XT) to estimate the energy consumption of a NoC in a SoC. Noxim-XT is used in a two-step methodology. First, applications are mapped on a SoC and their traffics are extracted by simulation with MPSocBench. Second, Noxim-XT tests various hardware configurations of the NoC, and for each configuration, the application's traffic is re-injected and replayed, an accurate performance and power breakdown is provided, and the user can choose different data coding strategies. With the help of Noxim XT, each configuration is bit-accurately estimated in terms of energy consumption. After simulation, a spatial mapping of the energy consumption is provided and highlights the hot-spots. Moreover, the new coding strategies allows significant energy saving. Noxim XT simulations and a FPGA-based prototype of a new coding strategy will be demonstrated at the U-booth to illustrate these works.

OPENCTMOD: AN OPEN SOURCE COLLABORATIVE MATLAB TOOLBOX FOR THE DESIGN AND SIMULATION OF CONTINUOUS-TIME SIGMA DELTA MODULATORS

Presenter: Dang-Kiên Germain Pham, LTCI, Télécom ParisTech, Université Paris-Saclay, ⁷⁵⁰¹³, Paris, France, FR

Author: Chadi Jabbour, LTCI, Télécom ParisTech, Université Paris-Saclay, FR

Timeslots: UB04.3 (Tuesday, March 28, 2017 1730 - 1930)

Abstract: Simulating Continuous Time (CT) Sigma Delta Modulators (SDM) is commonly done using block level systems such as Simulink which is a highly time consuming task even at system level. Therefore, the existing design tools for SDM are either discrete time oriented (Schreier toolbox) or proprietary (ULM toolbox). In this work, we propose a new Matlab/C toolbox for the design of CT SDM. Simulation is based on state space representation thereby allowing to support most of the existing SDM architectures. Moreover, the main non-idealities of the main blocks are modeled (opamp DC gain, finite GBW, DACs mismatch, ISI and quantizer offset). Besides, thanks to the modular and open source approach for this toolbox, every user can easily implement additional features and include it. During the forum, designs and simulations for various architectures of CT SDM will be performed to demonstrate the accuracy and efficiency of the proposed toolbox. The collaborative aspect will be also shown.

PER: METHOD AND TOOL FOR ANALYZING THE INTERPLAY BETWEEN PERFORMANCE, ENERGY AND SCALING IN MULTI- AND MANY-CORE PLATFORMS

Presenter: Fei Xia, Newcastle University, GB

Authors: Ashur Rafiev, Alexander Romanovsky and Alex Yakovlev, Newcastle University, GB

Timeslots: UB01.10 (Tuesday, March 28, 2017 1030 - 1230)
UB06.7 (Wednesday, March 29, 2017 1200 - 1400)
UB07.7 (Wednesday, March 29, 2017 1400 - 1600)

Abstract: Parallelization has been used to maintain a reasonable balance between energy consumption and performance in computing systems. However, the effectiveness of parallelization scaling is different for different hardware platforms. This is because the reliable operation region (ROR), a region defined in the voltage-throughput space for any hardware platform, is platform-dependent and its shape determines how effective parallelization scaling is in improving throughput and/or reducing power consumption. Although many of the interlinked issues are known, a unifying analysis method has just now been proposed to study the interplay between performance, energy, reliability and parallelization scaling. The method of bi-normalization of the ROR is designed to help achieve a meaningful cross-platform analysis of this interplay. The PER tool brings all these issues together and helps designers reason about hardware parallelization, DVFS and software parallelizability.

PULP: A ULTRA-LOW POWER PLATFORM FOR THE INTERNET-OF-THINGS

Presenter: Francesco Conti, ETH Zurich, CH

Authors: Stefan Mach¹, Florian Zaruba¹, Antonio Pullini¹, Daniele Palossi¹, Giovanni Rovere¹, Florian Glaser¹, Germain Haugou¹, Schekeb Fateh¹ and Luca Benini²

¹ETH Zurich, CH; ²ETH Zurich, CH and University of Bologna, IT

Timeslots: UB03.10 (Tuesday, March 28, 2017 1500 - 1730)
UB07.10 (Wednesday, March 29, 2017 1400 - 1600)
UB08.10 (Wednesday, March 29, 2017 1600 - 1800)
UB09.10 (Thursday, March 30, 2017 1000 - 1200)

Abstract: The PULP (Parallel Ultra-Low Power) platform strives to provide high performance for IoT nodes and endpoints within a very small power envelope. The PULP platform is based on a tightly-coupled multi-core cluster and on a modular architecture, which can support complex configurations with autonomous I/O without SW intervention, HW-accelerated execution of hot computation kernels, fine-grain event-based computation - but can also be deployed in very simple configuration, such as the open source PULPino microcontroller. In this demonstration booth, we will showcase several prototypes using PULP chips in various configuration. Our prototypes perform demos such as real-time deep-learning based visual recognition from a low-power camera, and online biosignal acquisition and reconstruction on the same chip. Application scenarios for our technology include healthcare wearables, autonomous nano-UAVs, smart networked environmental sensors.

RIMEDIO: WHEELCHAIR MOUNTED ROBOTIC ARM DEMONSTRATOR FOR PEOPLE WITH MOTOR SKILLS IMPAIRMENTS

Presenter: Alessandro Palla, University of Pisa, IT

Authors: Gabriele Meoni and Luca Fanucci, University of Pisa, IT

Timeslots: UB03.2 (Tuesday, March 28, 2017 1500 - 1730)
 UB04.2 (Tuesday, March 28, 2017 1730 - 1930)
 UB05.2 (Wednesday, March 29, 2017 1000 - 1200)
 UB07.2 (Wednesday, March 29, 2017 1400 - 1600)

Abstract: People with reduced mobility experiment many issues in the interaction with the indoor and outdoor environment because of their disability. For those users even the simplest action might be a hard/impossible task to perform without the assistance of an external aid. We propose a simple and lightweight wheelchair mounted robotic arm with the focus on the human-machine interface that has to be simple and accessible for users with different kind of disabilities. The robotic arm is equipped with a 5 MP camera, force and proximity sensors and a 6 axis Inertial Measurement Unit on the end-effector that can be controlled using an app running on a tablet. When the user selects the object to reach (for instance a button) on the tablet screen, the arm autonomously carries out the task, using the camera image and the sensors measurements for autonomous navigation. The demonstrator consists in the robotic arm prototype, the Android tablet and a personal computer for arm setup and configuration.

RUNNING CONVOLUTIONAL LAYERS OF ALEXNET IN NEUROMORPHIC COMPUTING SYSTEM

Presenter: Yongshin Kang, Incheon National University, KR

Authors: Seban Kim, Taehwan Shin and Jaeyong Chung, Incheon National University, KR

Timeslots: UB03.6 (Tuesday, March 28, 2017 1500 - 1730)

Abstract: Neuromorphic hardware has drawn attention as an approach to deal with the issues of today's computing platforms based on Von Neumann architecture when running deep learning models, but large-scale deep neural networks such as AlexNet have not been demonstrated yet in any neuromorphic systems. Since 2014, we have been developing a non-Von Neumann computing system called INSight based on data flow architecture that aims at running large-scale deep neural networks in the neuromorphic fashion. We have now reached a major milestone and will demonstrate INSight running the convolutional layers of AlexNet. The proposed system is implemented with Xilinx Virtex 7 FPGA and performs the processing using 100K synapses mapped on LUTs without any array-type memories. It processes 1552 images per second and consumes 7.2W, resulting in the state-of-the-art energy efficiency.

SCCHARTS: SYNCHRONOUS STATECHARTS FOR SAFETY-CRITICAL APPLICATIONS

Presenter: Reinhard von Hanxleden, Kiel University, DE

Authors: Michael Mendler¹, Christian Motika², Christoph Daniel Schulze² and Steven Smyth²

¹Bamberg University, DE; ²Kiel University, DE

Timeslots: UB05.5 (Wednesday, March 29, 2017 1000 - 1200)
 UB07.5 (Wednesday, March 29, 2017 1400 - 1600)

Abstract: We present a visual language, SCCharts, designed for specifying safety-critical reactive systems. SCCharts use a statechart notation and provide determinate concurrency based on a synchronous model of computation (MoC), without restrictions common to previous synchronous MoCs. Specifically, we lift earlier limitations on sequential accesses to shared variables, by leveraging the sequentially constructive MoC. For further de-

tails, see [von Hanxleden et al., PLDI'14] and <http://www.sccharts.com>. The SCCharts demonstrator is an Eclipse Richt Client and part of KIELER (<http://www.rtsys.informatik.uni-kiel.de/en/research/kieler>). The demonstration shows how to write an SCChart model using a textual notation, from which a visual model is generated on the fly using the Eclipse Layout Kernel (ELK). We also present a compilation chain that allows efficient synthesis of software and hardware.

SEFILE: A SECURE FILESYSTEM IN USERSPACE VIA SECUBE™

Presenter: Giuseppe Airofarulla, CINI, IT

Authors: Paolo Prinetto¹ and Antonio Varriale²

¹CINI & Politecnico di Torino, IT; ²Blu5 Labs Ltd., IT

Timeslots: UB01.9 (Tuesday, March 28, 2017 1030 - 1230)
 UB02.9 (Tuesday, March 28, 2017 1230 - 1500)
 UB05.9 (Wednesday, March 29, 2017 1000 - 1200)
 UB06.9 (Wednesday, March 29, 2017 1200 - 1400)

Abstract: The SEcube™ Open Source platform is a combination of three main cores in a single-chip design. Low-power ARM Cortex-M4 processor, a flexible and fast Field-Programmable-Gate-Array (FPGA), and an EAL5+ certified Security Controller (SmartCard) are embedded in an extremely compact package. This makes it a unique Open Source security environment where each function can be optimized, executed, and verified on its proper hardware device. In this demo, we present a Windows wrapper for a Filesystem in Userspace (FUSE) with an HDD firewall resorting to the hardware built-in capabilities, and the software libraries, of the SEcube™.

SELINK: SECURING HTTP AND HTTPS-BASED COMMUNICATION VIA SECUBE™

Presenter: Airofarulla Giuseppe, CINI & Politecnico di Torino, IT

Authors: Paolo Prinetto¹ and Antonio Varriale²

¹Politecnico di Torino, IT; ²Blu5 Labs Ltd., IT

Timeslots: UB04.8 (Tuesday, March 28, 2017 1730 - 1930)
 UB07.8 (Wednesday, March 29, 2017 1400 - 1600)
 UB08.8 (Wednesday, March 29, 2017 1600 - 1800)

Abstract: The SEcube™ Open Source platform is a combination of three main cores in a single-chip design. Low-power ARM Cortex-M4 processor, a flexible and fast Field-Programmable-Gate-Array (FPGA), and an EAL5+ certified Security Controller (SmartCard) are embedded in an extremely compact package. This makes it a unique Open Source security environment where each function can be optimized, executed, and verified on its proper hardware device. In this demo, we present a client-server HTTP and HTTPS-based application, for which the traffic is encrypted resorting to the hardware built-in capabilities, and the software libraries, of the SEcube™. By doing so, we show how communication can be secured from an attacker capable of inspecting, and tampering, the regular communication.

STACKADROP: A MODULAR DIGITAL MICROFLUIDIC BIOCHIP RESEARCH PLATFORM

Presenter: Oliver Keszöcze, University of Bremen, DE

Authors: Maximilian Luenert and Rolf Drechsler, University of Bremen & DFKI GmbH, DE

Timeslots: UB03.9 (Tuesday, March 28, 2017 1500 - 1730)
 UB07.9 (Wednesday, March 29, 2017 1400 - 1600)
 UB10.5 (Thursday, March 30, 2017 1200 - 1430)

Abstract: Advances in microfluidic technologies have led to the emergence of Digital Microfluidic Biochips (DMFBs), which are capable of automating

laboratory procedures. These DMFBs raised significant attention in industry and academia creating a demand for devices. Commercial products are available but come at a high price. So far, there are two open hardware DMFBs available: the DropBot from WheelerLabs and the OpenDrop from GaudiLabs. The aim of the StackADrop was to create a DMFB with many directly addressable cells while still being very compact. The StackADrop strives to provide means to experiment with different hardware setups. It's main feature are the exchangeable top plates, supporting 256 high-voltage pins. It features SPI, UART and I2C connectors for attaching sensors/actuators and can be connected to a computer using USB for interactive sessions using a control software. The modularity allows to easily test different cell shapes, such as squares, hexagons and triangles.

TFA: TRANSPARENT CODE OFFLOADING ON FPGA

Presenter: Roberto Rigamonti, HEIG-VD/HES-SO, CH

Authors: Anthony Convers, Baptiste Delporte, Xavier Ruppen and Alberto Dassatti, HEIG-VD/HES-SO, CH

Timeslots: UB01.2 (Tuesday, March 28, 2017 1030 - 1230)
UB09.2 (Thursday, March 30, 2017 1000 - 1200)
UB10.2 (Thursday, March 30, 2017 1200 - 1430)

Abstract: Genomics, molecular dynamics, and machine learning are just the most recent examples of fields where FPGAs could provide the means to achieve interesting breakthroughs. However, HDL programming requires considerable multi-disciplinary skills, experience, large budgets, time, and a bit of wizardry. Given that most implementations are short-lived, the investment simply does not pay off. In this demo we propose a multi-vendor LLVM-based automated framework that can transparently - without the user or developer being aware of it - offload computing-intensive code fragments to FPGAs. The system relies on a performance monitor to detect computing-intensive code sections and, if they are suitable for offloading, extracts the Data Flow Graph and uses it to program an overlay pre-programmed on the FPGA, which then interacts with the Just-In-Time compiler executing the program. The overall process requires hundreds of microseconds, and can be easily reverted should the outcome be unsatisfactory.

TGV: TESTER GENERIC AND VERSATILE FOR RADIATION EFFECTS ON ADVANCED VLSI CIRCUITS

Presenter: Miguel Solinas, TIMA, FR

Authors: Alexandre Coelho Coelho, Juan Fraire, Nacer Eddine Zergainoh and Raoul Velazco, Univ. Grenoble Alpes, CNRS, Grenoble INP, FR

Timeslots: UB11.1 (Thursday, March 30, 2017 1430 - 1630)

Abstract: The purpose of this work is to describe a novel tester for radiation effects experiments, called TGV (Tester Generic and Versatile) based on a commercial development board ZEDBOARD. The main idea is to implement the whole DUT (Device Under Test) board architecture controlled by an FPGA, whose configuration is obtained from compiling the description of key features of the DUT in a high-level language such as C. This tester constitutes a powerful tool with generic capabilities for the functional validation and test under radiation of any digital circuit, with a particular focus on processor-like circuits. In this way, there is only a minor hardware development, limited to wiring the DUT pins to the ones of the tester connector. During the demonstration will be shown details of TGV platform, its use being illustrated by means of fault injection experiments which reproduces in a realistic way the random occurrence in time and location of SEUs in sensitive targets of the considered circuit.

TIDES: NON-LINEAR WAVEFORMS FOR QUICK TRACE NAVIGATION

Presenter: Jannis Stoppe, University of Bremen, DE

Author: Rolf Drechsler, University of Bremen / DFKI, DE

Timeslots: UB02.8 (Tuesday, March 28, 2017 1230 - 1500)
UB06.8 (Wednesday, March 29, 2017 1200 - 1400)
UB09.8 (Thursday, March 30, 2017 1000 - 1200)
UB10.8 (Thursday, March 30, 2017 1200 - 1430)

Abstract: System trace analysis is mostly done using waveform viewers -- tools that relate signals and their assignments at certain times. While generic hardware design is subject to some innovative visualisation ideas and software visualisation has been a research topic for much longer, these classic tools have been part of the design process since the earlier days of hardware design -- and have not changed much over the decades. Instead, the currently available programs have evolved to look practically the same, all following a familiar pattern that has not changed since their initial appearance. We argue that there is still room for innovation beyond the very classic waveform display though. We implemented a proof-of-concept waveform viewer (codenamed Tides) that has several unique features that go beyond the standard set of features for waveform viewers.

TT00L5G: MODEL-BASED DESIGN OF A 5G UPLINK DATA-LINK LAYER RECEIVER FROM UML/SYSML DIAGRAMS

Presenter: Andrea Enrici, Nokia Bell Labs France, FR

Authors: Julien Lallet¹, Imran Latif¹, Ludovic Aprille², Renaud Pacalet² and Adrien Canuel²

¹Nokia Bell Labs France, FR; ²Télécom ParisTech, FR

Timeslots: UB02.3 (Tuesday, March 28, 2017 1230 - 1500)
UB06.3 (Wednesday, March 29, 2017 1200 - 1400)
UB10.3 (Thursday, March 30, 2017 1200 - 1430)

Abstract: Future 5G networks are expected to provide an increase of 10x in data rates. To meet these requirements, the equipment of baseband stations will be designed using mixed architectures, i.e., DSPs, FPGAs. However, efficiently programming these architectures is not trivial due to the drastic increase in complexity of their design space. To overcome this issue, we need to have unified tools capable of rapidly exploring, partitioning and prototyping the mixed architecture designs of 5G systems. At DATE 2017 University Booth, we demonstrate such a unified tool and show our latest achievements in the automatic code generation engine of TTool/DIPLODOCUS, a UML/SysML framework for the hardware/software co-design of data-flow systems, to support mixed architectures. Our demonstration will show the full design and evaluation of a 5G data-link layer receiver for both a DSP-based and an IP-based designs. We will validate the effectiveness of our solution by comparing automated vs manual designs.

WE DARE: WEARABLE ELECTRONICS DIRECTIONAL AUGMENTED REALITY

Presenter: Davide Quaglia, University of Verona, IT

Authors: Gianluca Benedetti¹ and Walter Vendraminetto²

¹Wagoo LLC, IT; ²EDALab srl, IT

Timeslots: UB02.2 (Tuesday, March 28, 2017 1230 - 1500)
UB06.4 (Wednesday, March 29, 2017 1200 - 1400)
UB10.10 (Thursday, March 30, 2017 1200 - 1430)

Abstract: Current augmented reality (AR) eyewear solutions require large form factors, weight, cost and energy that reduce usability. In fact, connectivity, image processing, localization, and direction evaluation lead to high processing and power requirements. A multi-antenna system, patented by the industrial partner, enables a new generation of smart eye-wear

that elegantly requires less hardware, connectivity, and power to provide AR functionalities. They will allow users to directionally locate nearby radio emitting sources that highlight objects of interest (e.g., people or retail items) by using existing standards like Bluetooth Low Energy, Apple's iBeacon and Google's Eddystone. This booth will report the current level of research addressed by the Computer Science Department of University of Verona and the company Wagoo LLC. In the presented demo, different objects emit an "I am here" signal and a prototype of the smart glasses shows the information related to the observed object.

WORKCRAFT: TOOLSET FOR FORMAL SPECIFICATION, SYNTHESIS AND VERIFICATION OF CONCURRENT SYSTEMS

Presenter: Danil Sokolov, Newcastle University, GB

Timeslots: UB02.1 (Tuesday, March 28, 2017 1230 - 1500)
UB03.1 (Tuesday, March 28, 2017 1500 - 1730)

Abstract: A large number of models that are employed in the field of concurrent systems' design, such as Petri nets, gate-level circuits, dataflow structures have an underlying static graph structure. Their semantics, however, is defined using additional entities, e.g. tokens or node/arc states, which collectively form the overall state of the system. We jointly refer to such formalisms as interpreted graph models. This demo will show the use of an open-source cross-platform Workcraft framework for capturing, simulation, synthesis, and verification of such models. The focus of our case study will be on synthesis from technology-independent formal specifications to verifiable circuit implementations.

XBARGEN: A TOOL FOR DESIGN SPACE EXPLORATION OF MEMRISTOR BASED CROSSBAR ARCHITECTURES.

Presenter: Marcello Traiola, LIRMM, FR

Authors: Mario Barbareschi¹ and Alberto Bosio²

¹University of Naples Federico II, IT; ²University of Montpellier - LIRMM laboratories, FR

Timeslots: UB01.7 (Tuesday, March 28, 2017 1030 - 1230)
UB05.7 (Wednesday, March 29, 2017 1000 - 1200)
UB09.6 (Thursday, March 30, 2017 1000 - 1200)

Abstract: The unceasing shrinking process of CMOS technology is leading to its physical limits, impacting several aspects, such as performances, power consumption and many others. Alternative solutions are under investigation in order to overcome CMOS limitations. Among them, the memristor is one of promising technologies. Several works have been proposed so far, describing how to synthesize boolean logic functions on memristors-based crossbar architecture. However, depending on the synthesis parameters, different architectures can be obtained. In this demo, we show a Design Space Exploration (DSE) that we use to select the best crossbar configuration on the basis of workload dependent and independent parameters, such as area, time and power consumption. The main advantage is that it does not require any simulation and thus it avoid any runtime overheads. The demo aims to show the tool prototype on a selected set of benchmarks which will be synthesized on a memristor-based crossbar circuit.

See you at the University Booth!

University Booth Co-Chairs

Elena Ioana Vatajelu, TIMA Laboratory, FR and

Andreas Vörg, edacentrum, DE

A number of specialist interest groups will be holding their meetings at DATE 2017. The following meetings are scheduled at the moment. A complete list of fringe meetings can also be found on the DATE homepage www.date-conference.com

Day+Time	Meeting & Contact	Room
MON 1800-2100	Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA, and IEEE CEDA Cecilia Metra, University of Bologna, IT cecilia.metra@unibo.it	Campus Foyer (Grätzel)
TUE 1300-1430	eTTTC Meeting (European Group of the IEEE Test Technology Technical Council Meeting) Giorgio Di Natale, LIRMM, FR giorgio.dinatale@lirmm.fr	4A
TUE 1615-1800	EDAA General Assembly Wolfgang Nebel, OFFIS & University of Oldenburg, DE, wolfgang.nebel@offis.de	4A
WED 1230-1430	Meeting of the IFIP Working Group 10.5 Masahiro Fujita, University of Tokyo, JP fujita@ee.t.u-tokyo.ac.jp	4A
THU 1400-1500	DATE Sister-Events Meeting David Atienza, EPFL, CH david.atienza@epfl.ch	Office C

MON

Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA, and IEEE CEDA

Campus Foyer (Grätzel), First Level 1800 - 2100

Organiser: Cecilia Metra, University of Bologna, IT

All registered conference delegates and exhibition visitors are kindly invited to join the DATE 2017 Welcome Reception & subsequent PhD Forum, which will take place on Monday, March 27, 2017, from 1800 - 2100. The PhD Forum of the DATE Conference is a poster session and a buffet style dinner hosted by the European Design Automation Association (EDAA), the ACM Special Interest Group on Design Automation (SIGDA), and the IEEE Council on Electronic Design Automation (CEDA). The purpose of the PhD Forum is to offer a forum for PhD students to discuss their thesis and research work with people of the design automation and system design community. It represents a good opportunity for students to get exposure on the job market and to receive valuable feedback on their work.

TUE

eTTTC Meeting (European Group of the IEEE Test Technology Technical Council Meeting)

4A 1300 - 1430

Organiser: Giorgio Di Natale, LIRMM, FR

The European Test Technology Technical Council (eTTTC) is the European Section of the TTTC. eTTTC is a volunteer professional organization sponsored by the IEEE Computer Society. TTTC's goals are to contribute to our members' professional development and advancement, to help them solve engineering problems in electronic test, and to help advance the state-of-the-art. This meeting provides all actors involved in test technology to share information on upcoming events and projects.

TUE

EDAA General Assembly

4A 1615 - 1800

Organiser: Wolfgang Nebel, OFFIS & University of Oldenburg, DE

General assembly meeting for the members of EDAA, open to everyone interested in Electronic Design Automation

WED

Meeting of the IFIP Working Group 10.5

4A 1230 - 1430

Organiser: Masahiro Fujita, University of Tokyo, JP

International Federation for Information Processing (IFIP) is the leading multinational, apolitical organization in Information & Communications Technologies and Sciences and is recognized by United Nations and other bodies. It has over 100 Working Groups and 13 Technical Committees. This is a meeting organized by WK10.5 (VLSI related technologies).

THU

DATE Sister-Events Meeting

Office C 1400 - 1500

Organiser: David Atienza, EPFL, CH

Meeting of representatives from the sister conferences ASP-DAC, ICCAD, DAC, and DATE

MON

TUE

WED

THU


FRI

BE INSPIRED AT THE DESIGN AUTOMATION CONFERENCE

Where the Minds of Electronic Design Converge



Austin, Texas
June 18-22, 2017 • DAC.com



Engaging Technical Sessions - EDA, Embedded Systems, IoT, Automotive, Security, plus Designer Track and IP Track

DAC DELIVERS

- High Level Research & Special Sessions
- Four Engaging Keynotes
- SKYTalks (short keynotes)
- 10 Technical Panels
- Designer Track Presentations
- IP Track Presentations
- 10 Tutorials
- 3 Workshops
- Thursday is Training Day

Sponsored by:
Mentor Graphics



WORLD OF IoT PAVILION

- Maker's Market
- IP Pavilion

DAC PAVILION

- Daily SKY Talks
- Teardowns
- Daily Visionary Talks and CEO Fireside Chats
- Daily Analyst Market Review

Exhibit Hours

Monday, June 19:
10:00am - 6:00pm

Tuesday, June 20:
10:00am - 6:00pm

Wednesday, June 21:
10:00am - 6:00pm

Daily Networking Receptions

Monday
Tuesday
Wednesday

Sponsors as of
January 11, 2017

Platinum Exhibitor

cadence

Gold Exhibitor

Mentor Graphics

SYNOPSYS

Early Bird Registration Now Open
Conference Program Live April, 1 2017

DAC.COM

Sponsored by:



In technical
cooperation
with:
SIGDA

#54DAC



EXHIBITION GUIDE



On behalf of the whole Organising Committee, we thank you very much for visiting DATE 2017 and are happy to welcoming you in the unique city of Lausanne, Switzerland!

All corporate sponsors and participating exhibitors are listed with contact details and information about their products and services being presented at the conference. The company profiles will assist you in finding the right solution and/or person to contact.

EXHIBITION FLOOR PLAN	134
-----------------------	-----

DATE17 SPONSORS AND EXHIBITORS	135
-----------------------------------	-----

COMPANY PROFILES	136-152
------------------	---------



Company	Booth
Advantest Europe GmbH	27
ARM	10
Blu5 Labs Ltd.	11
Cadence Academic Network	Sponsor
Center for Advancing Electronics Dresden (cfaed)	6
Circuits Multi-Projects (CMP)	17
Cobham Gaisler AB	31
Concept Engineering GmbH	30
EcoCloud Center	25
EUROPRACTICE	23
HiPEAC - European Network on High Performance and Embedded Architecture and Compilation	22
IEEE Council on Electronic Design Automation (IEEE CEDA)	Sponsor
Institute of Electrical Engineering (IEL)	Sponsor
INTENTO DESIGN	32
Linktronix AG	12
MAGILLEM	28
MathWorks	24
Mentor Graphics	Sponsor
Nano-Tera.ch	26
NCCR Robotics, Swiss National Center of Robotics	7
POLYTEDA CLOUD LLC	9
PRO DESIGN Electronic GmbH	19
Silvaco	8
Springer Nature	20+21
SWISS Official Carrier	Sponsor
Synopsys	Sponsor
Texas Instruments	Sponsor
University Booth	1

Booth 27 **Advantest Europe GmbH**

Stefan-George-Ring 2
81929 Munich
Germany

Contact: Cassandra König
T: +49 89 99312 0
M: Cassandra.koenig@advantest.com
W: www.advantest.com

A world-class technology company, Advantest is a leading producer of automatic test equipment for the semiconductor industry and a premier manufacturer of measuring instruments used in the design and production of electronic instruments and systems. Our exhibit Cloud Testing Service, Inc., a company offering an alternative to standard test hardware. CTS addresses the challenges facing major chipmakers, R&D engineers, design labs, universities and research institutes to get access to large ATE testers to debug and test their devices. It is specially set up with a flexibly, pay per use model, ideal for R&D.

The main features of CTS include:

- Small and portable personal tester with all signals, features and performance
- Multiple IPs to customize testing needs and simple EDA data migration
- Easy testing through GUI interfaces
- No capital investment in tester hardware

www.cts-advantest.com/en

Test:

Design for Test • Design for Manufacture and Yield • Logic Analysis • Test Automation (ATPG, BIST) • Boundary Scan • Silicon Validation

Booth 10 **ARM Ltd.**

110 Fulbourn Road
Cambridge GB-CB1 9NJ
United Kingdom

Contact: Xabier Iturbe
M: university@arm.com
W: www.arm.com


ARM technology is at the heart of a computing and connectivity revolution that is transforming the way people live and businesses operate. From the unmissable to the invisible; our advanced, energy-efficient processor designs are enabling the intelligence in 90 billion silicon chips and securely powering products from smartphones to supercomputers, medical devices to agricultural sensors and base stations to servers. With more than 1,000 technology partners including the world's most famous business and consumer brands, we are collaborating to drive ARM innovation into all areas compute is happening from the chip to the network and the cloud.

Semiconductor IP:

CPUs & Controllers • Embedded Software IP • Memory IP • On-Chip Bus Interconnect • On-Chip Debug • Physical Libraries • Processor Platforms

Application-Specific IP:

Data Communication • Multimedia Graphics • Networking • Security • Telecommunication • Wireless Communication



The Most Advanced
Open Security Platform
in a Single Chip



blu5group.com
secube.eu

Booth 11

Blu5 Labs Ltd.

2 Sir Augustus Bartolo Street
Ta'2 Xbiex, XBX 1091
Malta

Contact: Antonio Varriale
T: +356 22589026
M: info@blu5labs.eu
W: secube.eu

Blu5 Labs is the R&D company of the Blu5 Group. With sales and implementation offices established in Malta and Asia Pacific (Singapore and Taiwan), supported by significant academia and business partnerships, Blu5 Group is rapidly expanding to deliver its innovative approach to open platforms and ICT security. Blu5 focuses on the design and development of hardware-software platforms, targeted to ICT systems developers and integrators in various fields such as IoT, FinTech, Automotive, BioMedical, Information Security and Telecommunications.

Available in different form factors, Blu5 platforms are designed to ease the job of developers and integrators, who will benefit from powerful and ready available hardware and software building blocks to create custom solutions. This will lead to cost effective, smooth, timely system integration and final product development. Scalable and flexible, Blu5 platforms may serve specific requirements.

System-Level Design:
Hardware/Software Co-Design

Services:
Prototyping • Foundry & Manufacturing

Hardware:
FPGA & Reconfigurable Platforms • Development Boards

Semiconductor IP:
Embedded FPGA • Encryption IP

Application-Specific IP:
Security

Sponsor

Cadence Academic Network

Mozartstr. 2
85622 Feldkirchen
Germany

Contact: Anton Klotz
M: aklotz@cadence.com
W: www.cadence.com

Cadence Academic Network was launched by Cadence in 2007. The aim was to promote the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence. A knowledge network among selected universities, research institutes, industry advisors and Cadence was established to facilitate the sharing of technology expertise in the areas of verification, design and implementation of microelectronic systems. Cadence Academic Network is sponsoring the DATE Interactive Presentations (IPs) again.

Booth 6

**Center for Advancing Electronics Dresden
(cfaed)**

01062 Dresden
Germany

Contact: Matthias Hahndorf
T: +49 351 463-43701
F: +49 351 463-43709
M: matthias.hahndorf@tu-dresden.de
W: www.cfaed.tu-dresden.de

The Cluster of Excellence 'Center for Advancing Electronics Dresden' (cfaed) of Technische Universität Dresden comprises eleven research institutes in Saxony. Further members are the Technische Universität Chemnitz, two Max Planck Institutes, two Fraunhofer Institutes, two Leibniz Institutes and the Helmholtz-Research Center Dresden-Rossendorf. About 300 scientists are working in nine research paths to investigate completely new technologies for electronic information processing. These technologies are inspired by innovative materials such as silicon nanowires, carbon nanotubes or polymers or based on completely new conceptions such as circuit fabrication methods by self-assembling structures, e.g. DNA-Origami. The orchestration of these new devices into heterogeneous information processing systems with focus on their resilience and energy-efficiency is also part of cfaed's research program. To complement the Cluster, the Collaborative Research Center (CRC) 912 'Highly Adaptive Energy-Efficient Computing' (HAEC) has been integrated in cfaed. Both, cfaed and HAEC, are coordinated by Prof. Dr.-Ing. Dr. h.c. Gerhard Fettweis, who holds the Vodafone Chair Mobile Communications Systems at TU Dresden.

ASIC and SOC Design:

Design Entry • Behavioural Modelling & Simulation • Power & Optimisation

System-Level Design:

Behavioural Modelling & Analysis • Acceleration & Emulation • Hardware/Software Co-Design

Embedded Software Development:

Real Time Operating Systems • Software/Modelling

Booth 17

Circuits Multi-Projects (CMP)

46 avenue Felix Viallet
38031 Grenoble
France

Contact: Dr. Jean-Christophe Crebier
T: +33 476 574 617
F: +33 476 473 814
M: cmp@imag.fr
W: http://cmp.imag.fr

Circuits Multi-Projects (CMP) is a manufacturing broker for ICs and MEMS, for prototyping and low volume production. Since 1981, more than 1000 Institutions from 70 countries have been served, more than 7000 projects have been prototyped through a thousand manufacturing runs, and 71 different technologies have been interfaced. Integrated Circuits are available on CMOS, SiGe BiCMOS, HV-CMOS, CMOS-Opto from STMicroelectronics and ams down to 28 nm FDSOI. Design kits for most IC CAD tools and Engineering kits for MEMS are available. Assembling is provided in a wide range of plastic and ceramic packages.

ASIC and SOC Design:

MEMS Design

Services:

Prototyping • Foundry & Manufacturing

Booth 31 **Cobham Gaisler AB**

Kungsgatan 12
SE-411 19 Göteborg
Sweden

Contact: Christian Sayer
T: +46 31 775 8650
M: info@gaisler.com
W: www.cobham.com/gaisler

Cobham Gaisler AB is a provider of system-on-chip (SoC) solutions for advanced applications in the commercial and space flight domain. Cobham Gaisler's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP cores and associated software and development tools. Our solutions help companies and research institutes develop highly competitive application-specific SoC designs, as well as providing radiation-hardened components for the space market.

The key product is the LEON synthesizable processor model together with a full development environment and a library of well over one hundred IP cores (GRLIB). The LEON processor and the library of IP cores are highly configurable, and are suitable for SoC designs. The processor combines high performance and an advanced architecture with low gate count and low power consumption. Implementing the SPARC V8 architecture (IEEE-1754), the LEON processor offers a truly open and well supported instruction set. Besides offering flexible stand-alone IP cores for integration in existing designs, the GRLIB design environment provides EDA tool and target technology integration for many existing FPGA and ASIC technologies, making system implementation quick and straight-forward.

One outstanding feature of the IP-core library is that it also has always been distributed as free open-source, available from <http://gaisler.com/index.php/products/ipcores/soclibrary>. The open-source version of GRLIB is complete and perfectly suitable for complex SoC design in research and other less constrained environments.

The IP core offering is complemented by a software infrastructure consisting of instruction set simulators, debug tools, compilers and operating systems, both commercial and free open-source.

ASIC and SOC Design:

Behavioural Modelling & Simulation • Synthesis • Verification

System-Level Design:

Behavioural Modelling & Analysis

Embedded Software Development:

Compilers • Real Time Operating Systems • Debuggers • Software/Modelling

Hardware:

FPGA & Reconfigurable Platforms • Development Boards

Semiconductor IP:

Configurable Logic IP • CPUs & Controllers • Encryption IP • On-Chip Bus Interconnect • On-Chip Debug • Processor Platforms • Synthesizable Libraries

Application-Specific IP:

Data Communication • Digital Signal Processing • Networking

Booth 30 Concept Engineering GmbH

Boetzinger Str. 29
79111 Freiburg
Germany

Contact: Gerhard Angst
T: +49 761 470940
F: +49 761 4709429
M: info@concept.de
W: www.concept.de

Concept Engineering develops and markets innovative visualization and debugging technology for commercial EDA vendors, in-house CAD tool developers, SoC and IC/FPGA designers.

Nlview Widgets™ – a family of schematic generation and visualization engines that can be easily integrated into EDA tools.

S-Engine™ - automatic system-level schematic generation capabilities combined with IP editing and SoC assembly features.

T-Engine™ - a visualization engine for transistor-level EDA tools.

StarVision® PRO - a mixed-signal and mixed-language debugger with extensive support for post-layout debugging and customizable netlist pruning.

RTLVision® PRO – a graphical debugger for SystemVerilog, Verilog and VHDL based designs.

SpiceVision® PRO – a customizable debugger for SPICE based designs.

GateVision® PRO – a customizable debugger for Verilog, LEF/DEF and EDIF based designs.

ASIC and SOC Design:

Verification • Analogue and Mixed-Signal Design • MEMS Design • RF Design

Test:

Design for Test

Booth 25 EcoCloud Center

EPFL - EcoCloud | Station 14
CH - 1015 Lausanne
Switzerland

Contact: Valérie Locca
T: +41 21 693 13 24
M: valerie.locca@epfl.ch
W: www.ecocloud.ch

Our mission is to provide world-class leadership for, and to drive innovation in, sustainable cloud computing technologies. In so doing, we aim to address the major national and global IT challenges that affect us all.

We aim to deliver the innovation and timely outputs that are crucial to ICT sector companies. Indeed, our success synergistically builds on strong support for, and a growing appreciation by, private industry.

With our strong emphasis on industry collaboration and technology transfer, we have periodic activities centered around the promotion and commercialization of research among the consortium, and an Industry Affiliates Program (IAP) that aims to build long-term partnerships founded on research collaborations, PhD programs, University-Industry partnered research grants, internships, visiting scholar programs, fellowships, executive education and more.

Our immediate focus is on expanding our research collaboration relationships, and attracting additional industrial partners to this endeavor. Please get in touch if your company is interested in exploring opportunities with EcoCloud.

EcoCloud is a Center for sustainable Cloud Computing.

Booth 23 **EUROPRACTICE**

IMEC vzw
Kapeldreef 75
3001 Leuven
Belgium

Contact: Paul Malisse
T: +32 16 28 12 48
M: Paul.Malisse@imec.be
W: www.imec.be

The EUROPRACTICE Service offers CAD tools to European academics for education, low cost and easy access to prototyping and small volume fabrication in ASIC, MEMS and photonics technologies. The service is offered by IMEC (B), STFC (UK) and Fraunhofer IIS (D). Low cost prototyping is achieved by offering fabrication through regularly scheduled MPW runs whereby many designs are merged onto the same fabrication run. These runs are fabricated in industrial CMOS, BiCMOS and SiGe processes from 0.7µ to 22nm at well-known foundries (ONsemi, ams, XFAB, IHP, GLOBALFOUNDRIES, TSMC, UMC). Additionally more than Moore technologies are offered from Memscap, imec and Leti. A total integrated design and manufacturing flow is offered including cell library, design kit access and support, ASIC prototyping on MPW. Commercial companies and overseas institutes can use the fabrication services at different conditions, including dedicated single project prototype runs, volume fabrication, qualification, assembly and test.

Test:

Design for Test • Design for Manufacture and Yield • Boundary Scan • Silicon Validation • Mixed-Signal Test • System Test

Services:

Prototyping

Semiconductor IP:

Analogue & Mixed Signal IP • Physical Libraries

Booth 22 **HiPEAC - European Network on High Performance and Embedded Architecture and Compilation**

Universiteit GENT - ELIS
Sint-Pietersnieuwstraat 41
9000 Gent
Belgium

Contact: Vicky Wandels
T: +32 9 264 33 79
M: vicky.wandels@gent.be
W: www.hipeac.net

HiPEAC is the largest and fastest growing membership network for High Performance Computing (HPC) and Embedded Computing professionals in Europe. Becoming a HiPEAC industry member indicates a commitment to learning, growing and personal and business success. All our membership benefits are aimed at providing members with a wealth of exclusive resources. HiPEAC membership is also a two-way street. It's not just about consuming, but also contributing – not just to the organisation, but more importantly to other members and the HPC and Embedded Computing industry as a whole. Our members drive our work through their participation at events and sharing of best practices and more. We draw on our members' expertise and experiences to shape our services. Each and every member brings something different to the table and it's those unique characteristics that make HiPEAC strong. HiPEAC membership is invaluable. Our vendor-neutral position, coupled with our communities targeted to specific market segments, allow us to create customised services – a huge benefit to our members and organisations like your own. Joining as a HiPEAC industry member, helps you and your business grow through timely industry insight, training, recruitment and peer-to-peer interaction. Get guidance from industry experts and attend our events and discuss business opportunities and challenges. Meet EU policy makers and help to shape the HiPEAC Vision, the definitive guide for EU policy makers on future technology action areas. To join for free email membership@hipeac.net. For further information visit www.hipeac.net/industry and don't forget to visit our stand here at DATE 2017!

Sponsor

IEEE Council on Electronic Design Automation (IEEE CEDA)

Contact: Jennifir McGillis
 M: admin@ieee-ceda.com
 W: www.ieee-ceda.org

The Council on Electronic Design Automation (CEDA) was established to foster design automation of electronic circuits and systems at all levels. The Council's field of interest spans the theory, implementation, and use of EDA/CAD tools to design integrated electronic circuits and systems. This includes tools that automate all levels of the design, analysis, and verification of hardware and embedded software up to and including complete working systems. CEDA enables the exchange of technical information by sponsoring publications, conferences and workshops and through local chapters for volunteers activities.

If you are interested, please contact admin@ieee-ceda.com or check our website for more information about our activities and how to become a member for free.

Sponsor

Institute of Electrical Engineering (IEL)

EPFL STI IEL-GE, Station 11
 CH-1015 Lausanne
 Switzerland

Contact: Dr. Phillipe Gay-Balmaz
 Website: <http://sti.epfl.ch>

The Section of Electrical Engineering offers a wide ranging Bachelor program covering three large intimately interconnected domains:

- Micro- Nano- Bioelectronics: microelectronics, integrated circuit design, transducers, nano- and bioelectronics
- Information technologies: acoustics, RF and microwaves, photonics, signal and image processing, image analysis, pattern recognition
- Energy - Smart Grids science and technology: smart grids, renewable energy, energy storage, production, transport, transformation by electronic means, study of devices to convert electrical to mechanical energy

We also offer a "MASTER OF SCIENCE IN ELECTRICAL AND ELECTRONICS ENGINEERING" EPFL that can be complemented by a minor in Space Technology, in Biomedical Engineering, in Energy, in Materials Science, in Management of Technology or in Contemporary Asian Studies.

Booth 32

INTENTO DESIGN

96 bis blv Raspail
 75006 Paris
 France

Contact: Ramy Iskander
 T: +33 1 72 60 50 44
 M: contactus@intento-design.com
 W: www.intento-design.com

Intento Design provide responsive technology for analog IP. The company was born from 25 years of research aimed at developing a new analog design methodology. This research resulted in an extensive portfolio of intellectual property, including an innovative EDA tool that accelerates the design cycle by automating the sizing and migration of analog and mixed-signal circuitry used in complex SoCs for a variety of connected applications.

The Intento Design methodology solves the productivity gap inherent in the analog design process by reducing lengthy simulation iterations. Traditionally, analog and mixed-signal design requires the engineer to compute initial circuit dimensions from hand analysis using first order transistor models followed by successive simulations.

This tedious and time-consuming process can take weeks for a complex circuit. Intento accelerates this process with software that plugs into the existing design flows and standard tools, and automates the circuit sizing,

thereby allowing designers to move on to layout, placement and routing in a fraction of the time.

The Intento Design methodology keeps the designer at the centre of the process, specifying the parameters that must be met by the circuit; reviewing the options based on desired power consumption, performance and surface area; and selecting the optimal solution.

Booth 12 **Linktronix AG**

Zürcherstrasse 68
8800 Thalwil
Switzerland

Contact: Pietro Bianco
T: +41 44 722 70 06
M: pietro.bianco@linktronix.ch
W: www.linktronix.ch

Linktronix AG has been the official Tektronix, Keithley and Fluke Partner for Switzerland since 2004. We help you to choose the right measurement system, we demonstrate the newest products and deliver a wide range of instruments from our warehouse in Thalwil in 24h.

We have access to a large pool of demo equipment. It is our pleasure to assist you in all belongings regarding Tektronix, Keithley and Fluke products.

Booth 28 **MAGILLEM**

251 rue du Faubourg Saint-Martin
75010 Paris
France

Contact: Isabelle Geday
T: +33 140 2135 50
M: isabelle@magillem.com
W: www.magillem.com

Magillem is a Leading Provider of Complex Design Flow and Content Management Software Solutions.

Magillem has developed an easy-to-use, state of the art platform to cover electronic systems design flow challenges in a context where complexity, interoperability and design re-use are becoming critical issues to manage design cycle time of SoC.

Magillem integrated design environment offers a non-disruptive framework, a backbone to the design flow, providing fluidity, flexibility, seamless execution of the entire flow and better control to designers.

Thanks to early focus on XML, the company has quickly become a specialist of design and content automation, offering a multi-industry and cross-disciplinary approach to its clients.

Magillem's innovative technology now enables the integration of specification, design and documentation into a unique process.

ASIC and SOC Design:
Design Entry • Analogue and Mixed-Signal Design

System-Level Design:
Hardware/Software Co-Design

Booth 24 **MathWorks**

3 Apple Hill Drive Natick, MA
United States

Contact: John Zhao
T: +1 508 647 7161
M: John.Zhao@mathworks.com
W: www.mathworks.com

MathWorks is the leading developer of mathematical computing software. Engineers and scientists worldwide rely on its products to accelerate the pace of discovery, innovation, and development.

The Mentor Graphics logo, featuring the word "Mentor" in a bold, sans-serif font above the word "Graphics" in a similar font, with a registered trademark symbol (®) to the right.

**20
YEARS**

IN EMBEDDED SYSTEMS



Reliably Powering Billions of Devices

mentor[®]
embedded
mentor.com/embedded

MATLAB®, the language of technical computing, is a programming environment for algorithm development, data analysis, visualization, and numeric computation. Simulink® is a graphical environment for simulation and Model-Based Design of multidomain dynamic and embedded systems. The company produces nearly 100 additional products for specialized tasks such as machine learning, computer vision, robotics, and C and HDL code generation.

MATLAB and Simulink are used throughout the automotive, aerospace, communications, electronics, and industrial automation industries as fundamental tools for research and development. They are also used for modeling and simulation in increasingly technical fields, such as financial services and computational biology. MATLAB and Simulink enable the design and development of a wide range of advanced products, including automotive systems, aerospace flight control and avionics, telecommunications and other electronics equipment, industrial machinery, and medical devices. More than 5000 colleges and universities around the world use MATLAB and Simulink for teaching and research in a broad range of technical disciplines.

ASIC and SOC Design:

Behavioural Modelling & Simulation • Verification • Analogue and Mixed-Signal Design • RF Design

System-Level Design:

Behavioural Modelling & Analysis • Hardware/Software Co-Design

Test:

System Test

Services:

Design Consultancy • Training

Sponsor

Mentor Graphics

Contact: Anne Cirkel

T: +1 503 685 7934

M: anne_cirkel@mentor.com

W: www.mentor.com

Mentor Graphics is a technology leader in electronic design automation, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues of \$1.24 billion in the last fiscal year. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: www.mentor.com. We offer the broadest industry portfolio of best-in-class hardware and software design solutions focused on IC design and physical verification, functional verification, FPGA/PLD, design-for-test, PCB design embedded software and automotive EE design. Mentor Graphics innovative tools help our customers solve current and future design challenges, including scalable solutions for functional verification, cutting-edge technology for design-for-manufacturability and mixed-level IC design verification, award-winning test compression technology, embedded software development systems, and market-leading integrated system design solutions.

ASIC and SOC Design:

Design Entry • Verification • Analogue and Mixed-Signal Design

System-Level Design:

Acceleration & Emulation • PCB & MCM Design

Test:

Design for Test

Embedded Software Development:

Compilers • Real Time Operating Systems

Booth 26

Nano-Tera.ch

EPFL AA, INF 332 Station 14
CH-1015 Lausanne
Switzerland

Contact: Nano-Tera Management office
T: +41 21 693 55 39
F: +41 21 693 81 60
M: info@nano-tera.ch
W: www.nano-tera.ch

Nano-Tera.ch is a Swiss national program supporting research in multi-scale system engineering for health, security, energy and the environment. The broad objectives of the program are to improve quality of life and security of people and to create innovative products, technologies and manufacturing methods, thus resulting in job and revenue creation.

Launched in 2008, Nano-Tera.ch is one of the largest federal programs funding research in engineering sciences. It is a strongly established program which has been supporting about 140 projects for a total budget of more than 250 MCHF. The 1200+ staff members active in Nano-Tera.ch projects represent 50 research institutions which constitute an almost exhaustive coverage of the Swiss scientific community in the program's fields.

The research funded resulted in more than 1000 peer-reviewed publications (40% of which in established journals) and numerous prototypes and demonstrators, a tangible sign that the program focuses on concrete collaborative research leading to potentially exploitable results.

Building upon this success, the program is further pursuing its main objectives: excellence in collaborative research in engineering disciplines, educational programs, design of applied demonstrators, and transfer of acquired research results to the Swiss industry.

The research carried out in the program explores various key thematic areas, such as smart prosthetics and body repair, health monitoring, as well as various medical platforms. In addition to these health-related challenges, Nano-Tera.ch also tackles important issues in environmental monitoring, and on the crucial theme of smart energy.

Product Key Finders: Engineering, Multi-Scale, Complex, Health, Energy, Environment

Booth 7

NCCR Robotics, Swiss National Center of Robotics

EPFL STI NCCR Robotics
MED 1 1526 | Station 9
CH-1015 Lausanne
Switzerland

Contact: Jan Kerschgens
T: +41 21 693 0178
M: nccr-robotics@epfl.ch
W: www.nccr-robotics.ch



The Swiss National Centre of Competence in Research Robotics (NCCR Robotics) brings together a selection of the top robotics laboratories in Switzerland to advance research, education and technology transfer of future intelligent robots with a focus on wearable robotics and mobile robotics for rescue and education.

Wearable robots: prosthetic robots and exoskeletons for rehabilitation and training. We work with neurologists and physicians to truly understand the human body and nervous system so that robots are attuned to the needs of the wearer. This includes developing novel prosthetic limbs to process impulses directly from the brain with implantable or surface sensors; developing novel soft technologies such as artificial skin, stretchable electronics and compliant actuators; developing novel forms of artificial intelligence to make these robots more human; and immersive human-robot interaction.

Mobile robotics for Rescue/Education: flying, walking, or swimming robots for rescue missions or transportation, inspection and human assistance. Our strength is the inspiration from biological systems to make mobile robots perceptually aware and autonomous, safe and easy to use by humans, and capable of moving in very diverse environments. We work with

Intelligent Robots for Improving the Quality of Life

The Swiss National Centre of Competence in Robotics (NCCR Robotics) is a federally funded programme bringing together robotics laboratories from EPFL, ETH Zurich, University of Zurich and IDSIA to work on wearable, rescue and educational robots.



Hardware

- Prosthetic robots
- Rehabilitation robots
- Walking robots
- Swimming robots
- Flying robots
- Multimodal robots
- Biomimetic robots
- Soft robots
- Foldable robots
- Swarm robots
- Manipulating robots
- Educational robots

Competencies

- Brain-computer interface
- Functional electrical stimulation
- Neural implants
- Wearable sensors
- Tactile sensors
- Vision sensors
- Neuromorphic chips
- Machine learning
- Haptic feedback
- Autonomous navigation
- Perception and control
- Virtual reality

Contact:

EPFL STI NCCR Robotics
MED 1 1526
Station 9
CH-1015 Lausanne
www.nccr-robotics.ch
Phone: +41 (0) 21 693 6939
nccr-robotics@epfl.ch

NCCR Robotics
 @NCCRRobotics
 facebook.com/NCCRRobotics
 NCCR Robotics
 www.nccr-robotics.ch

Photo credits: NCCR Robotics / José Denervaud, RSU / ETH Zurich, USR/EPFL, Camille Hoffmann, Frédéric Guillemin, Camille Hoffmann

**SWISS+
ROBOTICS
INDUSTRY
DAY 2017**

The third Swiss Robotics Industry Day organised by NCCR Robotics on 2nd November 2017 at the Swiss Tech Convention Center, Lausanne, will showcase cutting edge robotics research and SMEs from the 23 professorships in NCCR Robotics and the Swiss Robotics ecosystem.

The day is a vital opportunity for industry in fields that use robotics to network with potential partners, talents and collaborators as well as offering privileged access to new and emerging technologies. Find out more and request an invitation at swissroboticsindustry.ch

end users and regulators to make sure that these robots respond to real needs and have an impact on society.

Booth 9

POLYTEDA CLOUD LLC

1-3, Pyvnychno-Syretska st.
04136 Kiev
Ukraine

Contact: Sviatoslav Sviatnenko
T: +38 093 806 70 47
F: +38 044 239 99 55
M: info@polyteda-cloud.com
W: www.polyteda-cloud.com

POLYTEDA CLOUD, established in 2015 and headquartered in Kyiv, Ukraine, develops cloud-ready PV-workflow based on the fastest and most accurate flat engine in the market with hierarchical and multi-CPU capabilities. POLYTEDA CLOUD introduces an innovative, new business model to the traditional EDA industry. PowerDRC/LVS addresses the complex "physical verification" stage of microchip design, critical before the actual manufacturing at the semiconductor foundry.

In December 2016 POLYTEDA CLOUD signed agreement with the European Commission under Horizon 2020 SME Instrument for a 2-year project "Innovative Cloud-Based PV Workflow for Semiconductor Foundries".

ASIC and SOC Design:
Verification

Booth 19

PRO DESIGN Electronic GmbH

Albert-Mayer-Straße 14-16
83052 Bruckmühl
Germany

T: +49 8062 808-110
M: stephan.roeslmair@prodesign-europe.com
W: www.prodesign-europe.com

The privately held company was founded in 1982 and has around 80 employees, with various facilities in Germany and France. PRO DESIGN has more than 30 years of experience in the EDA market and as provider in the E²MS market. It has built extensive knowledge in the areas of FPGA Board development, electronic engineering, FPGA design, high performance PCB design, construction, production, assembly and testing.

PRO DESIGN is the vendor of the successful proFPGA product line. The proFPGA product family is a complete, scalable, and modular multi FPGA Prototyping solution, which fulfills highest needs in the area of ASIC and IP Prototyping and pre-silicon software development. The proFPGA product series consists of different kind of motherboards, various Xilinx Virtex 7 and Virtex UltraScale based FPGA Modules, a set of interconnection boards/cables, and a range of daughter boards (e.g. DDR3 memory boards, high speed interface boards (like PCIe, USB 3.0, Gigabit Ethernet, etc.). It addresses customers who need a scalable and most flexible high performance FPGA based Prototyping solution for early software development and IP and ASIC verification. The innovative system concept and technologies offers best in class reusability for several projects, which guarantees the best return on invest. For more information about PRO DESIGN please visit: www.proFPGA.com

ASIC and SOC Design:
Verification

System-Level Design:
Acceleration & Emulation • Hardware/Software Co-Design

Test:
System Test

Services:
Prototyping

Hardware:
FPGA & Reconfigurable Platforms • Development Boards

Booth 8

Silvaco

Compass Point
PE27 5JL
United Kingdom

Contact: Chris Marnoch
T: +44 1480 484400
M: eusales@silvaco.com
W: www.silvaco.com

Silvaco is a leading EDA provider of software tools used for process and device development and for analog/mixed-signal, power IC and memory design. The portfolio also includes tools for power integrity sign off, reduction of extracted netlist, variation analysis and also production-proven intellectual property (IP) cores. Silvaco delivers a full TCAD-to-Signoff flow for vertical markets including: displays, power electronics, optical devices, radiation & soft error reliability, analog and HSI0 design, library and memory design, advanced CMOS process and IP development.

ASIC and SOC Design:

Design Entry • Analogue and Mixed-Signal Design

Services:

IP e-commerce & Exchange

Semiconductor IP:

Analogue & Mixed Signal IP • CPUs & Controllers • On-Chip Bus Interconnect • On-Chip Debug

Application-Specific IP:

Analogue & Mixed Signal IP • Data Communication

B.20+21

Springer Nature

Tiergartenstr. 17
69121 Heidelberg
Germany

Contact: Carolin Rudnicki
T: +49 6221 4870
F: +49 6221 4878366
M: carolin.rudnicki@springer.com
W: www.springernature.com

Springer Nature is one of the world's leading global research, educational and professional publishers, home to an array of respected brands providing quality content through a range of innovative products and services. Springer Nature is the world's largest academic book publisher, publisher of the world's most influential journals and a pioneer in the field of open research. The company numbers almost 13,000 staff in over 50 countries and has a turnover of approximately EUR 1.5 billion.

Sponsor

SWISS Official Carrier

W: www.swiss.com

Best booking flexibility with Swiss product and service quality at an attractive discount – offered to you by Swiss International Air Lines as Official Carrier for **DATE 2017 in Lausanne**. As the Swiss national airline, we offer all participants **up to 10% discount** on the standard fares. Your stay in Switzerland starts on board our aircraft.

The reduced conference fares are specially marked with a white triangle and, depending on the chosen fare, allow you to change or cancel your flight with complete ease. All reductions depend on the type of fare, route and availability. They are valid on the entire SWISS route network for flights to Switzerland (flight numbers LX1 – 2999 and LX 7400 – 7465), including flights that are operated by our partner airlines under an LX flight number (LX 8000 – 8999). Thanks to the new fare options, you now have even more choice on SWISS European flights, and only pay for what you really need.

The conference fares can be booked now for the travel period 14 days before to 14 days after your event.

In order to benefit from this offer, you need to be registered for the conference. **Your confirmation of registration contains all the information required to book your flight** easily and without complications through swiss.com.

SWISS looks forward to pampering you on board with typical Swiss hospitality.

Sponsor

Synopsys

W: www.synopsys.com

Synopsys is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products.

Founded by Dr. Aart de Geus and a team of engineers from General Electric's Microelectronics Center in Research Triangle Park, North Carolina, Synopsys was first established as "Optimal Solutions" with a charter to develop and market ground-breaking synthesis technology developed by the team at General Electric. The company pioneered the commercial application of logic synthesis that has since been adopted by every major semiconductor design company in the world. This technology provided an exponential leap in integrated circuit (IC) design productivity by enabling engineers to specify chip functionality at a higher level of abstraction. Without this technology, the complex designs of today would not be possible.

Since 1986, Synopsys has been at the heart of accelerating electronics innovation with engineers around the world having used Synopsys technology to successfully design and create billions of chips and systems that are found in the electronics that people rely on every day.

See more at: www.synopsys.com/company.html

Sponsor

Texas Instruments

Contact: Dominique Poissonnier

T: +33 6 07 73 1422

M: d-poissonnier@ti.com

W: <https://university.ti.com>

The Texas Instruments University Program is dedicated to supporting engineering educators, researchers and students worldwide. Since 1982, the program has facilitated the inclusion of TI analog and embedded processing technology in the learning experience for engineering students, including classrooms; teaching and research labs; textbooks; design projects and contests; and course curricula. By doing this, TI aims to bridge the gap between the worlds of business and academia, bringing real world engineering concepts to life for thousands of students every year. Imagine the impact.

Visit university.ti.com and change the world with us.

University Booth

Schneiderberg 32
30167 Hannover
Germany

Contact: Andreas Vörg, edacentrum, DE
and Elena Ioana Vatajelu, TIMA Laboratory, FR
T: +49 511 762 19686 (Andreas Vörg)
F: +49 511 762-19695 (Andreas Vörg)
M: university-booth@date-conference.com
W: <https://www.date-conference.com/exhibition/u-booth>

The University Booth fosters the transfer of academic work to industry. The University Booth is part of the DATE 2017 exhibition and is free of charge for presenters and their visitors. The University Booth is sponsored by the DATE Sponsor's Committee. The University Booth will be organized for EDA software and hardware demonstrations. Universities and public research institutions are invited to present innovative hardware and software demonstrations. All demonstrations will be hosted in the DATE exhibition area, within a dedicated time slot.

Research institutes and universities interested in demonstrating their mature prototypes and pre-commercial results can find submission details at www.date-conference.com/exhibition/u-booth.

The University Booth is organized by the University Booth Co-Chairs
Elena Ioana Vatajelu, TIMA Laboratory, FR
university-booth@date-conference.com
Andreas Vörg, edacentrum GmbH, DE
university-booth@date-conference.com

ASIC and SOC Design:

Design Entry • Behavioural Modelling & Simulation • Synthesis • Power & Optimisation • Physical Analysis (Timing, Thermal, Signal) • Verification • Analogue and Mixed-Signal Design • MEMS Design • RF Design

System-Level Design:

Behavioural Modelling & Analysis • Physical Analysis • Acceleration & Emulation • Hardware/Software Co-Design • Package Design • PCB & MCM Design

Test:

Design for Test • Design for Manufacture and Yield • Logic Analysis • Test Automation (ATPG, BIST) • Boundary Scan • Silicon Validation • Mixed-Signal Test • System Test

Services:

Design Consultancy • Prototyping • Data Management and Collaboration • IP e-commerce & Exchange • Foundry & Manufacturing • Training

Embedded Software Development:

Compilers • Real Time Operating Systems • Debuggers • Software/Modelling

Hardware:

FPGA & Reconfigurable Platforms • Development Boards • Workstations & IT Infrastructure

Semiconductor IP:

Analogue & Mixed Signal IP • Configurable Logic IP • CPUs & Controllers • Embedded FPGA • Embedded Software IP • Encryption IP • Memory IP • On-Chip Bus Interconnect • On-Chip Debug • Physical Libraries • Processor Platforms • Synthesizable Libraries • Test IP • Verification IO

Application-Specific IP:

Analogue & Mixed Signal IP • Data Communication • Digital Signal Processing • Multimedia Graphics • Networking • Security • Telecommunication • Wireless Communication

COMMITTEES

TOPIC CHAIRS

DATE17

MARCH 27 – 31, 2017, LAUSANNE, SWITZERLAND

MON

TUE

WED

THU

FRI

DATE EXECUTIVE COMMITTEE



General Chair
David Atienza
EPFL, CH



Programme Chair
Giorgio Di Natale
LIRMM, FR



Vice General Chair
Jan Madsen
Technical University of
Denmark, DK



Past Chair
Luca Fanucci
University of Pisa, IT



Vice Programme Chair
Ayse Coskun
Boston University, US



Finance Chair
Wolfgang Müller
Universität Paderborn, DE



Vice-Finance Chair
Marian Verhelst
KULeuven - ESAT - MICAS, BE



**Design, Methods and Tools
Chair**
Ayse Coskun
Boston University, US



Applications Design Chair
Ian O'Connor
University of Lyon, FR



Test and Robustness Chair
Giorgio Di Natale
LIRMM, FR



Embedded Software Chair
Franco Fummi
Università di Verona, IT



**Special and Executive
Sessions Co-Chair**
Giovanni De Micheli
EPFL, CH



**Special and Executive
Sessions Co-Chair**
Marco Casale-Rossi
Synopsys, IT



**Interactive Presentations
Chair**
Frédéric Petrot
TIMA, Grenoble Institute of
Technology, FR



Special Day IoT Co-Chair
Andreas Herkersdorf
Technische Universität
München, DE



Special Day IoT Co-Chair
Marilyn Wolf
Georgia Tech, US



**Special Day Wearable and
Smart Bio-Systems Co-Chair**
Chris Van Hoof
IMEC, BE



**Special Day Wearable and Smart
Bio-Systems Co-Chair**
Jose L. Ayala
Complutense University of
Madrid, ES



Tutorials Chair
Cristiana Bolchini
Politecnico di Milano, IT



Awards Chair
Donatella Sciuto
Politecnico di Milano, IT



Friday Workshops Co-Chair
Francisco Cazorla
CSIC - BSC, ES



Friday Workshops Co-Chair
Gabriela Nicolescu
École Polytechnique de
Montreal, CA



Exhibition Co-Chair
Andrea Acquaviva
Politecnico di Torino, IT



Exhibition Co-Chair
Fabien Clermidy
CEA-Leti, FR



Exhibition Theatre Co-Chair
Marisa Lopez-Vallejo
UPM, ES



Audio Visual Chair
Jano Gebelein
Goethe-University Frankfurt, DE



Publicity Chair
Aida Todri-Sanial
CNRS-LIRMM, FR



Exhibition Theatre Co-Chair
Jürgen Haase
edacentrum GmbH, DE

DATE EXECUTIVE COMMITTEE



Local Arrangement and ICT Chair
Homeira Salimi
EPFL, CH



Press Chair
Fred Santamaria
International Press
Consultant, FR



Proceedings Chair
Laura Pozzi
USI Lugano, CH



Review Chair
José Manuel Moya Fernández
Universidad Politécnica de
Madrid, ES



European Projects Chair
Lorena Anghel
TIMA, FR



University Booth Co-Chair
Elena Ioana Vatajelu
TIMA Laboratory, FR



University Booth Co-Chair
Andreas Vörg
edacentrum GmbH, DE



Audit Chair
Volker Düppe
DATE, DE



Audit Co-Chair
Herman Beke
LUCEDA Photonics, BE



DAC Representative at DATE
Norbert Wehn
University of Kaiserslautern,
DE



**DATE Representative at
ASPDAC and ACM Liaison**
Jörg Henkel
Karlsruhe Institute of
Technology, DE



**ASPDAC Representative
at DATE**
Yuko Hara-Azumi
Tokyo Institute of Technology, JP



EDAA Liaison
Wolfgang Nebel
OFFIS & University of
Oldenburg, DE



ESD Alliance Liaison
Graham Bell
ESD Alliance, US



**EDAA/ACM SIGDA/IEEE CEDA
PhD Forum Chair**
Cecilia Metra
University of Bologna, IT



CEDA Liaison
Donatella Sciuto
Politecnico di Milano, IT



SSCS Liaison
Georges Gielen
Katholieke Universiteit
Leuven, BE



Conference Organization
Jörg Herrmann
K.I.T. Group GmbH Dresden, DE



Conference Organization
Franziska Röhrig
K.I.T. Group GmbH Dresden, DE



Conference Organization
Eva Smejkal
K.I.T. Group GmbH Dresden, DE

DATE SPONSORS COMMITTEE



Chair
Wolfgang Nebel
OFFIS & University of
Oldenburg, DE



ESD Alliance Liaison
Graham Bell
ESD Alliance, US



IEEE Council on EDA
Donatella Sciuto
Politecnico di Milano, IT



ECSI Liaison
Wolfgang Rosenstiel
University of Tübingen, DE



ACM/SIGDA Liaison
Jörg Henkel
Karlsruhe Institute of
Technology, DE



**Russian Academy of
Sciences (RAS)**
Alexander Stempkovsky
IPPM RAS, RU

D1

System Specification and Modeling

Chair: Ingo Sander, Royal Institute of Technology, SE
Co-Chair: Andreas Gerstlauer, University of Texas at Austin, US

D2

System Design, High-Level Synthesis and Optimization

Chair: Andreas Herkersdorf, Technische Universität München, DE
Co-Chair: Nikil Dutt, University of California, Irvine, US

D3

System Simulation and Validation

Chair: Elena Ioana Vatajelu, TIMA Laboratory, FR
Co-Chair: Valeria Bertacco, University of Michigan, US

D4

Formal Methods and System Verification

Chair: Christoph Scholl, University of Freiburg, DE
Co-Chair: Armin Biere, Johannes Kepler University, AT

DT5

Design and Test for Analog and Mixed-Signal Systems and Circuits, and MEMS

Chair: Andre Ivanov, University of British Columbia, CA
Co-Chair: Georges Gielen, Katholieke Universiteit Leuven, BE

D6

Power Modeling, Optimization and Low-Power Design

Chair: Alberto Macii, Politecnico di Torino, IT
Co-Chair: Naehyuck Chang, KAIST, KR

D7

Network on Chip

Chair: Luca Carloni, Columbia, US
Co-Chair: Sebastien Le Beux, ECL, FR

D8

Architectural and Microarchitectural Design

Chair: Cristina Silvano, Politecnico di Milano, IT
Co-Chair: Elaheh (Eli) Bozorgzadeh, UC Irvine, US

D9

Temperature and Variability Aware System Design and Optimization

Chair: Giovanni Ansaloni, Università della Svizzera Italiana, CH
Co-Chair: Jose L. Ayala, Complutense University of Madrid, ES

D10

Reconfigurable Computing

Chair: Fabrizio Ferrandi, Politecnico di Milano, IT
Co-Chair: Philip Brisk, University of California, Riverside, US

D11

Logical and Physical Analysis and Design

Chair: Luis Miguel Silveira, Inesc, PT
Co-Chair: Tiziano Villa, Università di Verona, IT

D12

Emerging Technologies for Future Computing

Chair: Aida Todri-Saniai, CNRS, FR
Co-Chair: Subhasish Mitra, Stanford University, US

D13

Emerging Technologies for Future Computing

Chair: Jean-Michel Portal, IM2NP, FR
Co-Chair: Pierre-Emmanuel Gaillardon, University of Utah, US

A1

Green Computing Systems

Chair: Andreas Burg, EPFL, CH
Co-Chair: Muhammad Shafique, Technische Universität Wien, AT

A2

Communication, Consumer and Multimedia Systems

Chair: Steffen Paul, Universität Bremen, DE
Co-Chair: Theo Theodorides, University of Cyprus, CY

A3

Automotive Systems and Smart Energy Systems

Chair: David Boyle, Imperial College London, UK
Co-Chair: Davide Brunelli, DISI - University of Trento, IT

A4 Healthcare, Wellness and Assistive Technology

Chair: Francisco Rincon, EPFL, CH
Co-Chair: Olivier Romain, ENSEA, FR

A5 Secure Systems

Chair: Tim Güneysu, University of Bremen, DE
Co-Chair: Wieland Fischer, Infineon Technologies, DE

A6 Reliable and Reconfigurable Systems

Chair: Praveen Raghavan, IMEC, BE
Co-Chair: Christian Weis, University of Kaiserslautern, DE

A7 Applications of Emerging Technologies

Chair: Andy Tyrrell, University of York, GB
Co-Chair: Yu Wang, Tsinghua University, CN

A8 Industrial Experiences Brief Papers

Chair: Raphaël David, CEA LIST, FR
Co-Chair: Eugenio Villar, University of Cantabria, ES

T1 Modeling and Mitigation of Defects, Faults, Variability, and Reliability

Chair: Mehdi Tahoori, Karlsruhe Institute of Technology, DE
Co-Chair: Said Hamdioui, TU Delft, NL

T2 Test Generation, Simulation and Diagnosis

Chair: Wu-Tung Cheng, Mentor, US
Co-Chair: Matteo Sonza Reorda, Politecnico di Torino, IT

T3 Design-for-Test, Test Infrastructures, Test Standards

Chair: Sybille Hellebrand, University of Paderborn, DE
Co-Chair: Ozgur Sinanoglu, New York University – Abu Dhabi, AE

T4 System-Level Reliability Design, Analysis and On-line Test

Chair: Cristiana Bolchini, Politecnico di Milano, IT
Co-Chair: Jaume Abella, Barcelona Supercomputing Center, ES

DT5 Design and Test for Analog and Mixed-Signal Systems and Circuits, and MEMS

Chair: Andre Ivanov, University of British Columbia, CA
Co-Chair: Georges Gielen, Katholieke Universiteit Leuven, BE

E1 Real-time, Networked, and Dependable Systems

Chair: Rodolfo Pellizzoni, University of Waterloo, CA
Co-Chair: Kai Lampka, University of Uppsala, SE

E2 Compilers and Software Synthesis for Embedded Systems

Chair: Frank Hannig, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE
Co-Chair: Aviral Shrivastava, Arizona State University, US

E3 Model-based Design and Verification for Embedded Systems

Chair: Petru Eles, Linköping University, SE
Co-Chair: Alain Girault, INRIA, FR

E4 Embedded Software Architectures

Chair: Hiroyuki Tomiyama, Ritsumeikan University, JP
Co-Chair: Akash Kumar, Technische Universität Dresden, DE

E5 Software architectures for Cyber-Physical Systems

Chair: Paul Pop, Technical University of Denmark, DK
Co-Chair: Karl-Erik Årzén, Lund University, SE

DETAILED INDEX

Awards	036
Contact Conference Organization	020
DATE At A Glance	021-028
DATE Executive Committee	154-155
DATE Party – Networking Event	013
Event Overview	020
Executive and IT&A Sessions	015
Exhibition Guide	133
Exhibition Theatre Programme	107
Friday Workshops	094-106
Fringe Meetings	130-131
General Information	011-014
Interactive Presentations	014
Keynote Addresses	006-010
Media Partners	002-003
Opening Plenary	036
Programme Guide	001
Special Day: Designing Electronics for the Internet of Things Era	016
Special Day: Designing Wearable and Smart Medical Devices	017
Special & EU Sessions	018-019
Sponsors	C02
Technical Programme	036-093
Tutorials	029-034
University Booth Demonstrations	114-129
Vendor Exhibition	134
Venue	011
Venue Plan	C04
Welcome	004-005

Scope of the Event

The 21st DATE conference and exhibition is the main European event bringing together designers and design automation users, researchers, and vendors, as well as specialists in hardware and software design, test, and manufacturing of electronic circuits and systems. DATE puts strong emphasis on both technology and systems, covering ICs/SoCs, emerging technologies, embedded systems, and embedded software.

Structure of the Event

The five-day event consists of a conference with plenary invited papers, regular papers, panels, hot-topic sessions, tutorials, workshops, special focus days, and a track for executives. The scientific conference is complemented by a commercial exhibition showing the state-of-the-art in design and test tools, methodologies, IP and design services, reconfigurable and other hardware platforms, embedded software, and (industrial) design experiences from different application domains, such as automotive, wireless, telecom and multimedia applications. The organization of user group meetings, fringe meetings, a university booth, a PhD forum, vendor presentations and social events offers a wide variety of extra opportunities to meet and exchange information on relevant issues for the design automation, design, and test communities. Special space will also be allocated for EU-funded projects to show their results. More details are given on the DATE website (www.date-conference.com).

Areas of Interest

Within the scope of the conference, the main areas of interest are: embedded systems, design methodologies, EDA algorithms and tools, testing of electronic circuits and systems, embedded software, application design, and industrial design experiences. Topics of interest include, but are not restricted to:

- System Specification and Modeling
- System Design, Synthesis, and Optimization
- Simulation and Validation
- Design of Low Power Systems
- Power Estimation and Optimization
- Green Computing Systems and Applications
- Temperature-Aware Design
- Temperature Modeling and Management
- Emerging Technologies for Computing Systems
- Emerging Memory Technologies and Applications
- Formal Methods and Verification
- Network-on-Chip
- Architectural and Microarchitectural Design
- Reconfigurable Computing
- Physical Design and Verification
- Analog and Mixed-Signal Circuits and Systems
- Interconnect and Packaging Modeling
- Communication, Consumer, and Multimedia Systems
- Transportation Systems
- Medical, Healthcare, and Assistive Technology Systems
- Energy Generation, Recovery, and Management Systems
- Secure Systems
- Reliable and Dependable Systems
- Test for Defects, Variability, and Reliability
- Test Generation, Simulation, and Diagnosis
- Test for Mixed-Signal, Analog, RF, MEMS
- Test Access, Design-for-Test, Test Compression, System Test
- On-Line Testing and Fault Tolerance
- Real-time and Networked Systems
- Compilers and Code Generation for Embedded Systems
- Model-based Design and Verification for Embedded Systems
- Embedded Software Architectures and Principles
- Software and Optimization for MPSoCs, Many-core, GPU-based, or Heterogeneous Systems

Submission of Papers

All papers have to be submitted electronically by Sunday September 10, 2017 via: www.date-conference.com

Papers can be submitted either for standard oral presentation or for interactive presentation. **The Programme Committee also encourages proposals for Special Sessions, Tutorials, Friday Workshops, University Booth, PhD Forum and Exhibition Theatre.**

Conference Organization

c/o K.I.T. Group GmbH Dresden
Bautzner Str. 117-119
01099 Dresden, DE


Phone: +49 351 4967 541
Fax: +49 351 4956 116
Email: date@kitdresden.de

Chairs


General Chair: Jan Madsen
DTU, Lyngby, DK
jama@dtu.dk

Programme Chair: Ayse K. Coskun
Boston University, MA, US
acoskun@bu.edu

VENUE PLAN: FOYER CAMPUS GRAETZEL



VENUE PLAN: MONDAY 27 – THURSDAY 30



VENUE PLAN: FRIDAY 31

