

# Ultra-low Power Electronics with Si/Ge Tunnel FET

Amit Ranjan Trivedi, Mohammad Faisal Amir, and Saibal Mukhopadhyay

Department of Electrical and Computer Engineering  
Georgia Institute of Technology, Atlanta, GA, USA

**Abstract**—Si/Ge Tunnel FET (TFET) with its subthermal subthreshold swing is attractive for low power analog and digital designs. Greater  $I_{on}/I_{off}$  ratio of TFET can reduce the dynamic power in digital designs, while higher  $g_m/I_{DS}$  can lower the bias power of analog amplifier. However, the above benefits of TFET are eclipsed by MOSFET at a higher power/performance point. Ultra low power scalability of the key analog and digital circuits, SRAM and operational transconductance amplifier (OTA), with TFET is demonstrated. Analyzing a TFET based cellular neural network, this work shows the feasibility of ultra-low-power neuromorphic computing with TFET.

**Keywords**—Tunnel FET, Low power design, SRAM, Operational transconductance amplifier, Cellular neural network.

## I. INTRODUCTION

In the quest of achieving higher performance/functionality even at lower power, Tunnel FET (TFET) as an alternative to the conventional transistor, MOSFET, is being explored [1-17]. Unlike thermionic injection of carriers over the channel barrier as in a MOSFET, in TFET, the current conducts by band-to-band-tunneling (BTBT) of carriers. This paper reviews the potential of TFET in reducing the power of current MOSFET based circuits. Unlike MOSFET, TFET can achieve subthermal subthreshold swing (SS). A steeper SS in TFET enables achieving the same  $I_{on}/I_{off}$  ratio as in a MOSFET, although, at an even lower supply voltage,  $V_{DD}$  [15]. Thus, the supply voltage of TFET based digital circuits can be scaled down resulting in quadratic reduction in the dynamic power. Due to its diode like built-in barrier, TFET can also achieve very low off current as compared to a MOSFET. Thus, the standby power of TFET based digital circuits will also be very low. TFET with much lower power-delay-product compared to a MOSFET has been demonstrated [2, 4]. A steeper SS of TFET also benefits analog circuits, where for a current bias,  $I_{DS}$ , a higher transconductance,  $g_m$ , than the MOSFET can be achieved [18]. Therefore, the bias current/power of TFET based analog circuits can be scaled down while achieving the same transconductance as in a MOSFET based design. Furthermore, very low off current of TFET enables ultra-low bias current of designs and exploration of ultra-low power analog circuits [18]. In addition, the suppressed temperature dependence of current in TFET, especially as compared to the exponential dependence as in a subthreshold MOSFET, enhances the robustness of TFET based analog designs. Hence, the application of TFET to low power circuits is attractive for both the digital as well as analog designs.

However, a quantum-mechanical tunneling of carriers, as compared to the thermionic injection in a MOSFET, significantly limits the on-current of TFET. In Si-TFET, the on-current is limited  $\sim nA/\mu m$  [19]. A lower bandgap material at the source/channel junction can reduce the barrier height, and increase the BTBT probability and on-current. Hence, the alternative channel materials of lower bandgap such as Ge [11], InAs [2, 12], InSb [20] have been investigated to achieve better on-current from TFET. On current as high as  $\sim 300\mu A/\mu m$  was achieved in Ge-TFET [7]. However, the on-current improvement in TFET with the lower bandgap material also comes at the expense of increased off current and worse short-channel effect [7, 21].

Despite its limited on-current a CMOS compatible silicon channel TFET can be of significant interest. Besides the cost effectiveness of silicon TFET, co-integration of TFET with CMOS can bring forth a variety of efficient circuit designs. For example, integrating TFET with CMOS, an efficient bandgap reference design was demonstrated [10]. Application of TFET as an ultra cut-off sleep transistor was suggested [16]. Efficient chip multiprocessor with co-integrated TFET and CMOS based cores were studied [22]. Efficient detection of bio-molecules with TFET was suggested [23]. Ultra-low power neural amplifier based on TFET was studied [18].

Ensuing discussion, in this work, will review the electrical characteristics of silicon channel Si/Ge TFET, compare /contrast features from an equivalent MOSFET, and review the challenges and recent improvements in the structure. We also explore two key designs, SRAM and operational transconductance amplifier, to exploit various unique features




Fig. 1: (a) TFET schematic, and (b) BTBT of electrons in n-TFET.




Fig. 2: Tunnel FET (TFET) schematic.

Table I: TFET geometry /process specification

Specification	n(p)-TFET
$L_{GATE}$	45nm
$L_{OL\_Source}$	10nm
$L_{UL\_Drain}$	10nm
Diameter	70nm
Source dop.	$10^{20}/\text{cm}^3$
Channel dop.	$10^{15}/\text{cm}^3$
Drain dop.	$5 \times 10^{18}/\text{cm}^3$
Interf. Oxide	0.7nm
High-k Oxide	2nm
Source grad.	3nm/dec
Drain grad.	7nm/dec
Ge mole	0.5 (0.3)
Si-Ge layer	5(8)nm

of the TFET to improve the efficiency of these circuits for low power applications. Finally, feasibility of ultra-low power neuromorphic computing with the TFET is discussed.

## II. TUNNEL-FET

A schematic of TFET is shown in Fig. 1a. Similar to a MOSFET, a TFET is also comprised of source, channel, and drain regions; however, unlike MOSFET, the doping of source and drain regions is different from each other. In an n-TFET, the source is doped as P<sup>+</sup> type and the drain doping is N<sup>+</sup>, while in a p-TFET, the source is N<sup>+</sup> doped and the drain is P<sup>+</sup> doped. The channel in TFET is intrinsic. In an n-TFET, current conducts by the electron tunneling from the valence band in source to the conduction band in drain [Fig. 1b], while in a p-TFET, the holes tunnel from the conduction band in source to the valence band in drain. BTBT depends on the barrier height and width as shown in Fig. 1b. The barrier height is determined by the material bandgap at the source/channel junction, while the barrier width can be controlled by the gate electrode. As shown in Fig. 1b, in the off state ( $V_{GS} = 0V$ ), the barrier width is significantly large, and thereby, BTBT probability is very low, and the off-current in TFET is significantly low. Off-current as low as  $\sim$ fA/ $\mu$ m has been measured in Si-TFET [24]. However, as the gate voltage increases, a significant band bending occurs at the source/channel junction and the barrier width decreases [Fig. 1b]. Hence, with the decreasing barrier width at the high gate voltage, a significant charge injection from source to channel and current conduction to drain occurs in TFET.

However, due to the higher bandgap of silicon, the barrier height of BTBT in silicon TFET is high, and the on-current is very low. A variety of techniques have been explored to enhance the on-current in silicon TFET. Boucart et al. suggested utilizing stress to lower the bandgap at the source/channel junction resulting in the on-current enhancement in TFET [25]. A thin Si/Ge layer was embedded at the source/channel junction, where due to the lower bandgap of Si/Ge layer, the on-current in TFET increases [26]. Bi-layer silicon TFET was investigated, where the p-i-n band bending of TFET is directly aligned with the gate electric




Fig. 3: FinFET schematic.

Table II: FinFET geometry/process spec.

Specification	n(p)-FET
$L_{GATE}$	45nm
$H_{FIN}$	25nm
$W_{FIN}$	10nm
Source Doping	$10^{20}/\text{cm}^3$
High K Oxide	2nm
Drain doping	$10^{20}/\text{cm}^3$
Interf. Oxide	0.7nm
Channel doping	$10^{15}/\text{cm}^3$

field, and the improved gate electrostatics increases the on-current in TFET [27]. Source silicidation was investigated to increase the junction steepness at the source/channel junction to improve the on-current in TFET [1], while abrupt doping profile in axially doped silicon TFET was achieved [9]. Halodoping at the source/channel junction [28] was utilized to improve the on-current in silicon TFET. Raised Ge source, silicon channel TFET with the higher on-current was shown [13].

A silicon channel vertical nanowire TFET with the gate all around and embedded Si/Ge layer at the source/channel junction was demonstrated in [29]. Here, we compare the electrical characteristics of this TFET with the equivalent channel length and oxide thickness FinFET. FinFET is a state-of-the-art MOSFET structure, which achieves superior characteristics than its bulk counterpart due to the better gate electrostatics of wrap around gate over the channel. The schematic of nanowire TFET is shown in Fig. 2, and various specifications are listed in Table I. The FinFET schematic is shown in Fig. 3, and design specifications are listed in Table II. TFET is also an ambipolar device which means the conduction can also occur at the reverse polarity gate bias due to the BTBT of carriers from the drain to source. To suppress this deleterious ambipolar behavior, especially for the digital designs, an asymmetry in the source and drain regions is utilized. Here, the drain region is lightly doped with gradual junction gradient to suppress BTBT at the drain/channel junction [29]. An underlap at the drain/channel junction was also proposed to suppress the ambipolar behavior [14], which also reduces the gate/drain parasitic capacitance. Note that these techniques to suppress ambipolarity are applied in the TFET nanowire studied in Fig. 2.

The electrical and capacitive characteristics of TFET and FinFET are extracted using TCAD simulator Sentaurus Device [30]. For the TFET, non-local BTBT model [30] with default parameters and trap assisted tunneling (TAT) model with the experimentally calibrated parameters [31] were used. A non-local BTBT model dynamically searches for the tunneling path at varying bias conditions along the valence band gradient [30]. For the FinFET, unified mobility models, scattering models for mobility degradation due to high-k dielectric, and quantum confinement models were used [30]. The  $I_{DS}$ - $V_{GS}$  characteristics of these transistors are compared




Fig. 4: Comparison of n-TFET characteristics to n-FinFET: (a)  $I_{DS}$ - $V_{GS}$ , (b)  $I_{DS}$ - $V_{DS}$ , (c)  $g_m/I_{DS}$ , (d)  $g_{ds}/I_{DS}$ - $I_{DS}$ , (e)  $C_{GS}$ - $V_{GS}$ , and (f)  $C_{GD}$ - $V_{GS}$ .

in Fig. 4a. The on-current in TFET is significantly limited as compared to FinFET. However, TFET also achieves much lower off-current ( $\sim$ fA/ $\mu$ m). Embedding a Si/Ge layer at the source/channel junction improves the on-current of Si/Ge-TFET when compared to Si-TFET. Also, as shown in [29], since the dopant diffusion is lower in Ge, a Si/Ge layer can improve the junction steepness and further boost the on-current in Si/Ge-TFET. However, due to the lattice mismatch between Si/Ge and silicon, stress imparted by the Si/Ge-layer limits the Ge mole-fraction ( $x$ ) and thickness of Si/Ge-layer [32]. Si/Ge-TFET with Ge molefraction  $\sim$ 0.5 were shown in [29], and a higher defect density with the increasing molefraction was suspected.

As shown in the figure, TFET achieves sharper subthreshold swing (SS) than even the ideal MOSFET limit (in ideal MOSFET SS = 60mV/dec at room temperature). However, SS in TFET degrades at the increasing gate voltage. Therefore, higher  $I_{on}/I_{off}$  ratio of TFET over MOSFET is limited to the low supply voltages, and a MOSFET eventually outperforms TFET at a higher  $V_{DD}$ /performance point. Trap-assisted-tunneling (TAT) current limits the off-current of TFET. Especially, for Si-TFET, the steeper part of  $I_{DS}$ - $V_{GS}$  characteristic through BTBT is masked by the TAT current, and a sharper SS is not achieved. TAT was also shown to arise significant temperature dependence in the off-current [29]. The  $I_{DS}$ - $V_{DS}$  characteristics of TFET and FinFET are compared in Fig. 4b. At an equivalent on-current, while a subthreshold FinFET shows saturation at  $V_{DS} > 100$ mV, in TFET the saturation is delayed [33]. A higher saturation voltage of TFET will be a limitation to the output swing of TFET based analog amplifier.

Small signal transconductance,  $g_m$ , of TFET and FinFET is compared at the varying current bias,  $I_{DS}$ , in Fig. 4c. Since, the off-current in FinFET is limited to  $\sim$ pA/ $\mu$ m, the

transconductance of FinFET drops at such bias levels. Meanwhile, TFET is scalable to much lower bias. Furthermore, the  $g_m/I_{DS}$  of TFET increases at the lower bias current, since the steeper part of  $I_{DS}$ - $V_{GS}$  is exposed. Due to the thermionic injection based conduction,  $g_m/I_{DS}$  in MOSFET has a fundamental limit to  $q/kT$ . On the other hand, TFET with its BTBT based conduction doesn't have such limitations, and at sub-pA bias  $g_m/I_{DS}$  in Si/Ge-TFET exceeds even the ideal MOSFET limit. Higher  $g_m/I_{DS}$  of TFET can reduce the power in analog designs where an equivalent  $g_m$  as a MOSFET can be achieved at a lower bias power. However, due to the increasing SS at a higher gate voltage, benefits of the higher  $g_m/I_{DS}$  are limited to a lower bias current [18]. Drain transconductance ( $g_{ds}$ ) of the TFET and FinFET is compared in Fig. 4d, where a lower  $g_{ds}$  implies a higher output resistance ( $r_0$ ). Since the current conduction in TFET is controlled by the source/channel junction rather than the channel/gate junction as in a MOSFET, the drain influence to current conduction in saturation reduces, and TFET can exhibit higher output resistance. In Fig. 4d, although,  $g_{ds}$  of TFET and FinFET is equivalent, also note that the diameter of TFET (= 70nm) is much larger than the fin thickness of FinFET (= 10nm). And, as shown in the figure, the TFET design with an equivalent lower diameter (here, 20nm) shows much higher  $r_0$ . A higher output resistance with TFET can avoid complexity such as the cascode implementation and associated biasing power in analog designs.

The gate to source capacitance,  $C_{GS}$ , of TFET and FinFET is compared in Fig. 4e, while, the gate to drain capacitance,  $C_{GD}$ , is compared in Fig. 4f. Note that in contrast to a MOSFET, in TFET,  $C_{GD}$  constitutes majority of the gate capacitance. Unlike MOSFET, the band bending in TFET occurs at the source/channel junction, and thus, the drain voltage continues to significantly influence the channel




Fig 5: (a) SRAM schematic with TFET, (b) read speed of SRAM at varying power, and (c) SNM at varying at varying SRAM power.




Fig 6: (a) Operational transconductance amplifier schematic, (b) OTA efficiency (Gm/power) across power, and (c) unity gain bandwidth across power.

charge, which reflects in the higher  $C_{GD}$  [33]. However, a higher  $C_{GD}$  of TFET is a challenge, since it increases the dynamic power dissipation, and it can also result in a higher overshoot in the transience of a digital circuit [33].

### III. SILICON CHANNEL TFET BASED ULTRA LOW POWER CIRCUIT DESIGNS

Section II discusses the unique characteristics of TFET such as much lower off-current, lower SS, and higher  $g_m/I_{DS}$ . The Si/Ge-TFET shows superior characteristics. The Si/Ge-TFET has higher on-current than the Si-TFET, yet it maintains equivalent off current. In this section, we explore a few key circuits, SRAM and operational transconductance amplifier, where the characteristic of Si/Ge-TFET can enhance the energy efficiency of the designs. A Verilog-A based table model of TFET is utilized for the circuit explorations [18]. Here, at first the electrical characteristics of a single transistor is obtained at finely varying operating condition, and a table model based on Verilog-A interpolates over the table to create a spice compatible compact model.

#### A. SRAM

The low leakage current of TFET makes it an ideal candidate for memories where transistors remain in the off-state for a large fraction of time. We have studied SRAM cell designed with TFETs (Fig. 5). Although the underlying read mechanism of this cell is similar to the standard 6T-SRAM cell with MOSFET; due to the asymmetry of TFET, an anti-parallel implementation of pass transistor becomes necessary. In Fig. 5b, we compare the maximum clock frequency of SRAM at varying power considering a read operation of the

design. The (leakage + dynamic) power of an SRAM array ( $64 \times 32$  cells) is obtained at the varying supply voltage, VDD, while considering an activity factor of 1% for the array (i.e. 1 read operation out of 100 clock cycles). A bit line capacitance of  $25\text{fF}$  is assumed, and read time is defined as the duration to discharge the bit line voltage by  $50\text{mV}$  when the SRAM cell is activated through high RWL. In Fig. 5b, due to the higher leakage of FinFET, the FinFET based design is not scalable to sub-nW power, and performance suddenly drops. On the other hand, the TFET based SRAM can be scaled to the very low power ( $\sim\text{pW}$ ). However, at a higher power/performance point, the efficiency of FinFET is superior. In Fig. 5c, we show the static noise margin (SNM) of the design at the varying SRAM power. SNM is extracted using the methodology described in [34]. At an equivalent power, due to the lower leakage, TFET enables sustaining the SRAM at a higher VDD, hence, the TFET based SRAM has a better SNM than the FinFET design. Therefore, a better SRAM yield can be obtained with TFET even under the limited power budget.

#### B. Operational transconductance amplifier

TFETs can reduce the power of an analog amplifier where the same transconductance as in a MOSFET based design can be achieved even at a lower power through higher  $g_m/I_{DS}$  of TFET. In this section, we study the application of TFET in designing an OTA. OTA finds widespread applications in areas such as in neural amplifier [35], cellular neural network (CNN) [36], and non-linear functional synthesis [37]. The schematic of OTA is shown in Fig. 6a. In response to a differential input voltage at the nodes  $IN^+$  and  $IN^-$ , the transconductance current,  $id_1$  and  $id_2$ , is generated through the




Fig. 7: (a) CNN architecture with neighborhood radius = 1, (b) CNN cell schematic, and (c) edge detection operation on a 64×64 CNN.

transistors  $M_1$  and  $M_2$ . This transconductance current is mirrored at the current-mirrors,  $M_3$ - $M_5$ ,  $M_4$ - $M_6$ , and  $M_7$ - $M_8$ , and supplied to the load connected at OUT. The DC transconductance of OTA ( $G_m$ ) is defined in Fig. 6a, and in Fig. 6b, we plot  $G_m$  generated by the TFET and FinFET based OTA at varying biasing power. The biasing power of OTA is varied by varying the bias voltage  $V_{BB}$ . Transistor parameters are the same for the TFET and FinFET based OTA. Due to its very low off current, the TFET based OTA is scalable to  $\sim$ pW power, while in the FinFET based OTA such scaling is limited due to the higher off current in FinFET. Moreover, as the  $g_m/I_{DS}$  of TFET increases with the scaling bias current [Fig. 4c], the efficiency ( $G_m/\text{Power}$ ) of TFET based OTA increases, and at  $\sim$ 100pW, it even surpasses to the OTA design considering an ideal MOSFET. However, at a higher power/performance conditions, the FinFET design has superior characteristics. In Fig. 6c, we show the unity gain bandwidth (UGB) of OTA while driving a 10fF capacitance at the output. Due to the improved DC transconductance of TFET based OTA at the lower power; its UGB is also superior to the FinFET design. Note that  $\sim$ kHz UGB of the TFET based OTA at  $\sim$ pW power will be useful for the ultra-low-power sensor applications [38].

#### IV. TUNNEL-FET BASED CELLULAR NEURAL NETWORK

Prior discussion demonstrates the capability of Si/Ge-TFET in enabling ultra lower power circuits. Especially, the ultra-low-power scalability of TFET based OTA is attractive for the neuromorphic computing through cellular neural networks (CNN). A CNN consists of identical cells interacting through local interconnects (synapse) [39]. Architecture of a CNN of

neighborhood radius (NR) = 1 is shown in Fig. 7a. A higher NR design of CNN is similarly synthesized by interconnecting more cells together. For example, for NR = 2, all cells within the dotted lines will be connected to the cell C33. The schematic of a CNN cell is shown in Fig. 7b [36], along with the considered design parameters. In CNN, the interaction between neighboring cells is governed through OTA. In response to the input and output voltage of the neighboring cells, the dynamics of CNN cell evolves, and under the stability constraints (such as in [39]), the output settles to the saturating limit of the activation function generator,  $V_{TP}$  or  $V_{TN}$ . OTA becomes the most dominant CNN component, where for NR=1, each cell consists of 18 OTAs, and for NR=2, each cell has 50 OTAs. The inter-cell synaptic interaction is determined by programming the OTA transconductance. Edge detection operation on CNN were studied [39], and in Fig 7c, the edge detected output on a 64×64 CNN array is demonstrated. Here, the black and white pixel of the patterns correspond to the activation function saturation limits,  $V_{TP}$  and  $V_{TN}$ . When the inputs of the cells are excited with the input pattern as shown in Fig. 7c, the output of cells evolve to the edge detected output pattern.

In Fig. 8, the efficiency of CNN is compared at varying CNN power considering TFET and FinFET based OTA. The efficiency of CNN is expressed as the Giga operations per second (GOPS) per power. With predominance of OTAs, for simplicity we ignore the power contribution from the other cell components, opamp and saturation function generator. The power of CNN is scaled by scaling down the OTA power while proportionally scaling up the cell resistance (R). This approach ensures the stability of CNN across power variation. The power-Gm traces of OTAs for TFET and FinFET [Fig. 6b] are utilized for CNN power estimation. Due to the ultra-low power scalability of TFET OTA, the TFET based CNN is scalable to very low power. Moreover, as the efficiency of TFET OTA increases at the lower power [Fig. 6b], the efficiency of TFET based CNN is also enhanced. Similar to the characteristics in Fig. 6b, however, the TFET design is inferior to FinFET at a higher power/performance.




Fig. 8: For edge detection operation CNN power vs. efficiency.

## V. CONCLUSIONS

Silicon TFET has several unique characteristics to it than MOSFET, which will require distinct attention from the designers. The distinct characteristics of TFET are: low on current, subthermal SS, delayed saturation, greater  $g_m/I_{DS}$ , higher output resistance, and higher miller capacitance. Studying key circuit designs, SRAM and OTA, it is shown that silicon TFET, even with its low on-current, finds important applications in ultra-low power electronics. Very low off current of TFET significantly lowers the power of SRAM. Lower SS of TFET attributes to the greater  $g_m/I_{DS}$  and higher efficiency of TFET based OTA. Sub-nW power range enabled by TFET in both these designs is unattainable in MOSFET due to the higher MOSFET leakage. However, MOSFET outperforms TFET at a higher performance/power condition. Therefore, silicon TFET presents favoring opportunities for the ultra-low-power designs/applications. Utilizing the TFET based ultra-low-power OTA, TFET also opens opportunity of ultra-low power neuromorphic computing even for a reasonably larger array size.

**Acknowledgement:** This work was supported in part by National Science Foundation and Office of Naval Research Young Investigator Award

## VI. REFERENCES

- [1] R. Gandhi, *et al.*, "CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With <50-mV/decade Subthreshold Swing," *IEEE Electron Device Letters*, vol. 32, pp. 1504, 2011.
- [2] S. Mookerjea and S. Datta, "Comparative Study of Si, Ge and InAs based Steep SubThreshold Slope Tunnel Transistors for 0.25V Supply Voltage Logic Applications," in *Device Research Conference*, 2008, pp. 47.
- [3] P. F. Wang, *et al.*, "Complementary tunneling transistor for low power application," *Solid-State Electronics*, vol. 48, pp. 2281, 2004.
- [4] S. O. Koswatta, *et al.*, "Computational study of carbon nanotube p-i-n tunnel FETs," in *IEEE International Electron Devices Meeting (IEDM)*, 2005, pp. 518.
- [5] Z. X. Chen, *et al.*, "Demonstration of Tunneling FETs Based on Highly Scalable Vertical Silicon Nanowires," *IEEE Electron Device Letters*, vol. 30, pp. 754, 2009.
- [6] K. Kuo-Hsing, *et al.*, "Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETs," *IEEE Transactions on Electron Devices*, vol. 59, pp. 292, 2012.
- [7] T. Krishnamohan, *et al.*, "Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and << 60mV/dec subthreshold slope," in *IEEE International Electron Devices Meeting (IEDM)*, 2008, pp. 1.
- [8] K. Boucart and A. M. Ionescu, "Double-Gate Tunnel FET With High-k Gate Dielectric," *IEEE Transactions on Electron Devices*, vol. 54, pp. 1725, 2007.
- [9] A. L. Vallett, *et al.*, "Fabrication and Characterization of Axially Doped Silicon Nanowire Field-Effect Transistors," *Nano Letters*, vol. 10, pp. 4813, 2010/12/08 2010.
- [10] M. Fulde, *et al.*, "Fabrication, optimization and application of complementary Multiple-Gate Tunneling FETs," in *IEEE International Nanoelectronics Conference (INEC)*, 2008, pp. 579.
- [11] Q. Zhang, *et al.*, "Fully-depleted Ge interband tunnel transistor: Modeling and junction formation," *Solid-State Electronics*, vol. 53, pp. 30, 2009.
- [12] F. Conzatti, *et al.*, "A simulation study of strain induced performance enhancements in InAs nanowire Tunnel-FETs," in *IEEE International Electron Devices Meeting (IEDM)*, 2011, pp. 5.2.1.
- [13] K. Sung Hwan, *et al.*, "Tunnel Field Effect Transistor With Raised Germanium Source," *IEEE Electron Device Letters*, vol. 31, pp. 1107, 2010.
- [14] A. S. Verhulst, *et al.*, "Tunnel field-effect transistor without gate-drain overlap," *Applied Physics Letters*, vol. 91, pp. 053102, 2007.
- [15] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, 2011.
- [16] A. Raychowdhury and K. Roy, "Using Super Cut-off Carbon Nanotube Sleep Transistors in Silicon Based Low Power Digital Circuits," in *IEEE Conference on Nanotechnology*, 2006, pp. 322.
- [17] K. E. Moselund, *et al.*, "VLS-grown silicon nanowire tunnel FET," in *Device Research Conference*, 2009, pp. 23.
- [18] A. R. Trivedi, *et al.*, "Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier," *Design Automation Conference (DAC)*, 2013.
- [19] C. Sandow, *et al.*, "Impact of electrostatics and doping concentration on the performance of silicon tunnel field-effect transistors," *Solid-State Electronics*, vol. 53, pp. 1126, 2009.
- [20] S. S. Sylvia, *et al.*, "Doping, Tunnel Barriers, and Cold Carriers in InAs and InSb Nanowire Tunnel Transistors," *IEEE Transactions on Electron Devices*, vol. 59, pp. 2996, 2012.
- [21] S. O. Koswatta, *et al.*, "Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs," *IEEE Transactions on Electron Devices*, vol. 56, pp. 456, 2009.
- [22] V. Saripalli, *et al.*, "An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores," in *Design Automation Conference (DAC)*, 2011, pp. 729.
- [23] D. Sarkar and K. Banerjee, "Fundamental limitations of conventional-FET biosensors: Quantum-mechanical-tunneling to the rescue," in *Device Research Conference (DRC)*, 2012, pp. 83.
- [24] F. Mayer, *et al.*, "Impact of SOI,  $\text{Si}_{1-x}\text{Ge}_x/\text{OI}$  and GeOI substrates on CMOS compatible Tunnel FET performance," in *IEEE International Electron Devices Meeting (IEDM)*, 2008, pp. 1.
- [25] K. Boucart, *et al.*, "Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETs," *IEEE Electron Device Letters*, vol. 30, pp. 656, 2009.
- [26] K. K. Bhuwalka, *et al.*, "Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering," *IEEE Transactions on Electron Devices*, vol. 52, pp. 909, 2005.
- [27] L. Lattanzio, *et al.*, "Electron-hole bilayer tunnel FET for steep subthreshold swing and improved ON current," in *European Solid-State Device Research Conference* 2011, pp. 259.
- [28] V. Nagavarapu, *et al.*, "The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor," *Electron Devices, IEEE Transactions on*, vol. 55, pp. 1013, 2008.
- [29] A. Vandooren, *et al.*, "Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction Tunnel-FETs," *Solid-State Electronics*, vol. 83, pp. 50, 2013.
- [30] <http://www.synopsys.com/tools/tcad/Pages/default.aspx>.
- [31] G. Hellings, *et al.*, "Electrical TCAD Simulations of a Germanium pMOSFET Technology," *IEEE Transaction on Electron Devices*, vol. 57, pp. 2539, 2010.
- [32] Y. Khatami and K. Banerjee, "Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits," *IEEE Transaction on Electron Devices*, vol. 56, pp. 2752, 2009.
- [33] S. Mookerjea, *et al.*, "Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation," *IEEE Transactions on Electron Devices*, vol. 56, pp. 2092, 2009.
- [34] E. Seevinck, *et al.*, "Static-noise margin analysis of MOS SRAM cells," *IEEE Journal of Solid-State Circuits*, vol. 22, pp. 748, 1987.
- [35] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," *IEEE Journal of Solid-State Circuits*, vol. 38, pp. 958, 2003.
- [36] L. Wang, *et al.*, "Time multiplexed color image processing based on a CNN with cell-state outputs," *IEEE Transaction on Very Large Scale Integration (VLSI) Systems*, vol. 6, pp. 314, 1998.
- [37] E. Sanchez-Sinencio, *et al.*, "Operational transconductance amplifier-based nonlinear function syntheses," *IEEE Journal of Solid-State Circuits*, vol. 24, pp. 1576, 1989.
- [38] K. D. Wise, "Wireless implantable microsystems: coming breakthroughs in health care," in *Symposium on VLSI Circuits*, 2002, pp. 106.
- [39] L. O. Chua and L. Yang, "Cellular neural networks: applications," *IEEE Transactions on Circuits and Systems*, vol. 35, pp. 1273, 1988.