



Booth University

Organisation



TECHNISCHE
UNIVERSITÄT
DRESDEN



Thursday
March 17, 2016

EDA Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

PSMGen: Automatic generation of power state machines

P: Alessandro Danese¹ | A: Alessandro Danese¹, Graziano Pravadelli¹ and Daniel Lorenz²; ¹U of Verona, IT; ²OFFIS - Institute for Information Technology, DE

A Circuit Extraction Tool for Full Custom Designed MEMS Sensors

P: Axel Hald¹ | A: Axel Hald¹, Johannes Seelhorst¹, Mathias Reimann¹, Juergen Scheible² and Jens Lienig³; ¹Robert Bosch GmbH, DE; ²Reutlingen U, DE; ³TU Dresden, DE

CLaSH: Digital circuits in CLaSH

P: Christiaan Baaij¹ | A: Christiaan Baaij and Jan Kuper, U of Twente, NL

AGAMID: A TLM framework for evaluation of hardware-enhanced many-core run-time management

P: Daniel Gregorek | A: Daniel Gregorek and Alberto Garcia-Ortiz, U of Bremen, DE

Workcraft: framework for interpreted graphs

P: Daniil Sokolov | A: Daniil Sokolov, Newcastle U, GB

CONTREP: A single-source framework for UML-based Modelling and Design of Mixed-Criticality Systems

P: Fernando Herrera | A: Fernando Herrera and Eugenio Villar, U of Cantabria, ES

Automated Refinement of Analog/Mixed-Signal SystemC Models by Non-Functional Effects

P: Georg Gläser¹ | A: Georg Gläser¹, Hyun-Sek Lukas Lee², Eckhard Hennig³, Markus Olbrich² and Erich Barke²; ¹IMMS, DE; ²Leibniz U Hannover, DE; ³Reutlingen U, DE

Formal Verification of Clock Domain Crossing using Gate-level Models of Metastable Flip-Flops

P: Ghaith Tarawneh | A: Ghaith Tarawneh, Andrey Mokhov and Alex Yakovlev, Newcastle U, GB

D-VASim: Timing Analysis of Genetic Logic Circuits using D-VASim

P: Hasan Baig | A: Hasan Baig and Jan Madsen, Technical U of Denmark, DK

AHLS_Desync: Desynchronization Tool for High-Level Synthesis of Asynchronous Circuits

P: Jean Simatic | A: Jean Simatic, Rodrigo Possamai Bastos and Laurent Fesquet, TIMA Laboratory, FR

UCAF Tool: An Optimization-Based Design Methodology for Ultra-Low Voltage Analog Integrated Circuits

P: Lucas Severo¹ | A: Lucas Severo¹ and Wilhelmus Noije²; ¹Federal U of Pampa, BR; ²U of São Paulo, BR

AIPHS: Adaptive Profiling Hardware Sub-system

P: Luigi Pomante | A: Luigi Pomante, Giacomo Valente and Vittoriano Muttillo, Università degli Studi dell'Aquila, IT

In-node processing: Modelling Framework for In-Node Processing in Industrial Sensor and Actuator Networks.

P: Qaiser Anwar | A: Qaiser Anwar, Muhammad Imran and Mattias O'Nils, Mid Sweden U, SE

IDDD: An Interactive Dependability Driven Design Space Exploration

P: Stefan Scharoba, Brandenburg | A: Stefan Scharoba, Jacob Lorenz and Heinrich T. Vierhaus, Brandenburg U of Technology Cottbus-Senftenberg, DE

Electro-, Stress- and Thermomigration: Three Forces, One Problem

P: Steve Bigalke | A: Steve Bigalke and Jens Lienig, TU Dresden, DE

Secure System Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

ReSecu_4_AmBRAMs: Towards Increased Reliability and Hardware Security Using AmBRAMs

P: Petr Pfeifer | A: Petr Pfeifer, TU Liberec, CZ

Hardware Design & Test Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

MicroTESK ARMv8 Edition: Specification-Based Test Program Generator

P: Andrei Tatarnikov | A: Andrei Tatarnikov, Alexander Kamkin and Artem Kotsynyak, Russian Academy of Sciences (RAS), RU

High-End 122GHz Miniature Radar Sensor for Autonomous Aircrafts

P: Federico Nava¹ | A: Federico Nava¹ and Christoph Scheytt²; ¹Heinz Nixdorf Institute - U Paderborn, DE; ²Heinz Nixdorf Institute - Paderborn, DE

ChImpAnC: Change Management using ChImpAnC

P: Jannis Stoppe | A: Jannis Stoppe, Martin Ring and Rolf Drechsler, DFKI and U of Bremen, DE

BioViz: An Interactive Visualization Engine for Microfluidic Biochips

P: Oliver Keszöcze¹ | A: Oliver Keszöcze¹, Jannis Stoppe², Robert Wille³ and Rolf Drechsler²; ¹U of Bremen, DE; ²DFKI and U of Bremen, DE; ³Johannes Kepler U, AT, DFKI and U of Bremen, DE

Retrascope: Toolkit for Analysis and Verification of HDL Designs

P: Sergey Smolov | A: Sergey Smolov, Alexander Kamkin and Mikhail Lebedev, Russian Academy of Sciences (RAS), RU

Automotive System Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

COMPsoc: Virtualizing Control Applications on a Distributed CompSOC Platform

P: Kees Goossens | A: Kees Goossens, Eindhoven U of Technology, NL

5G, 3D Design or IoT Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

LISA: Enabling Layered Interoperability for Internet of Things Through LISA

P: Behailu Shiferaw Negash¹ | A: Behailu Shiferaw Negash¹, Amir-Mohammad Rahmani¹, Tomi Westerlund¹, Pasi Liljeberg¹ and Hannu Tenhunen²; ¹U of Turku, FI; ²U of Turku, FI and Royal Institute of Technology (KTH), SE

6Ch-SDR-Platform: 6 Channel SDR Prototyping Platform for vehicle self-localization

P: Marko Rößler¹ | A: Marko Rößler¹, Ulrich Heinkel¹, Daniel Fross¹ and Ahmad El-Assaad², ¹TU Chemnitz, DE; ²Novero GmbH, DE



University Booth at DATE 2016

DATE, the Design, Automation and Test Conference and Exhibition is the unique European event bringing together researchers, user and vendors as well as specialists in the design, test and manufacturing of electronic circuits and systems.

The University Booth is organised during DATE and will be located in booth 15 of the exhibition area. All demonstrations will take place from Tuesday, March 15 to Thursday, March 17, 2016 during DATE. Universities and public research institutes have been invited to submit hardware or software demonstrators.

The University Booth programme is composed of 49 demonstrations from 18 different countries, presenting software and hardware solutions. The programme is organised in 11 sessions of 2 or 2.5 h duration and will cover the topics:

- 5G wireless network Prototypes
- 3D-IC integration Prototypes
- FD-SOI Prototypes
- IoT Prototypes
- Electronic Design Automation Prototypes
- Hardware Design and Test Prototypes
- Automotive System Prototypes
- Secure System Prototypes

The University Booth at DATE 2016 invites you to booth 15 to find out more about the latest trends in software and hardware from the international research community.

Several demonstrators will be shown more than once, giving visitors more flexibility to come to the booth and find out about the latest innovations.

We are sure that the demonstrators will give an attractive supplement to the DATE conference program and exhibition. We would like to thank all contributors to this programme.

More information can be found online at <http://www.date-conference.com/exhibition/u-booth>.

See you at the University Booth (Booth 15)!

Jens Lienig and Andreas Vörg (University Booth Co-Chairs)

Tuesday March 15, 2016

EDA Prototypes

10:30 12:30 15:00 17:30
12:30 15:00 17:30 19:30
UB01 UB02 UB03 UB04

P: Presenter | A: Author

AGAMID: A TLM framework for evaluation of hardware-enhanced many-core run-time management
P: Daniel Gregorek | A: Daniel Gregorek and Alberto Garcia-Ortiz, U of Bremen, DE

Workcraft: framework for interpreted graphs
P: Daniil Sokolov, J.A.: Daniil Sokolov, Newcastle U, GB

CONTREP: A single-source framework for UML-based Modelling and Design of Mixed-Criticality Systems
P: Fernando Herrera | A: Fernando Herrera and Eugenio Villar, U of Cantabria, ES

Analysis and Verification of Communication Fabrics
P: Frank Burns | A: Frank Burns, Daniil Sokolov and Alex Yakovlev, Newcastle U, GB

Formal Verification of Clock Domain Crossing using Gate-level Models of Metastable Flip-Flops
P: Ghaith Tarawneh | A: Ghaith Tarawneh, Andrey Mokhov and Alex Yakovlev, Newcastle U, GB

PPFSim: A Programmable Forwarding Plane Simulator
P: Gordon Bailey | A: Gordon Bailey, Concordia U, CA

D-VASim: Timing Analysis of Genetic Logic Circuits using D-VASim
P: Hasan Baig | A: Hasan Baig and Jan Madsen, Technical U of Denmark, DK

AIPHS: Adaptive Profiling Hardware Sub-system
P: Luigi Pomante | A: Luigi Pomante, Giacomo Valente and Vittoriano Muttillo; Università degli Studi dell'Aquila, IT

eTeak: Asynchronous Dataflows Synthesis onto FPGAs Using the eTeak Framework
P: Mahdi Jelodari Mamaghani | A: Mahdi Jelodari Mamaghani, Jim Garside and Steve Furber, The U of Manchester, GB

RT-PowMod: Run-Time CPU Power Models from Real Data
P: Matthew Walker | A: Matthew Walker, Stephan Diestelhorst, Andreas Hansson, Geoff Merrett and Bashir Al-Hashimi | U of Southampton, GB; ^ARM Ltd., GB

gPCDS: An Interactive Tool for Creating Schematic Module Generators in Analog IC Design
P: Matthias Greif | A: Matthias Greif and Juergen Scheible, Reutlingen U, DE

GRIP: Graph-Rewriting-Based IP-Integration (GRIP) - An EDA Tool for Software Defined SoC Design
P: Munish Jassi | A: Munish Jassi, Yong Hu, Jian Lyu, Daniel Mueller-Gritschneider and Ulf Schlichtmann, TU München, DE

ALPT: A Fast Prototyping Methodology with Constrained Floorplaning on Analog Layout Generation
P: Po-Cheng Pan | A: Po-Cheng Pan, Hung-Wen Huang and Hung-Ming Chen, National Chiao Tung U, TW

In-node processing: Modelling Framework for In-Node Processing in Industrial Sensor and Actuator Networks.
P: Qaiser Anwar | A: Qaiser Anwar, Muhammad Imran and Matthias O'Nils, Mid Sweden U, SE

Extra-functional Property Simulation with Virtual Platforms
P: Ralph Görgen | A: Ralph Görgen, Kim Grütter and Sören Schreiner, OFFIS - Intitute for Information Technology, DE

IDDD: An Interactive Dependability Driven Design Space Exploration
P: Stefan Scharoba | A: Stefan Scharoba, Jacob Lorenz and Heinrich T. Vierhaus, Brandenburg U of Technology Cottbus-Senftenberg, DE

Electro-Thermal Simulator for Chip Design
P: Vladyslav Ladonkin | A: Vladyslav Ladonkin and Juergen Scheible, Reutlingen U, DE

Hardware Design & Test Prototypes

10:30 12:30 15:00 17:30
12:30 15:00 17:30 19:30
UB01 UB02 UB03 UB04

P: Presenter | A: Author

MicroTESK ARMv8 Edition: Specification-Based Test Program Generator
P: Andrei Tatarnikov | A: Andrei Tatarnikov, Alexander Kamkin and Artem Kotsynyak, Russian Academy of Sciences (RAS), RU

High-End 122GHz Miniature Radar Sensor for Autonomous Aircrafts
P: Federico Nava | A: Federico Nava and Christoph Scheett, Nixdorf Institute - Paderborn, DE

A-LOOP: AMP system with a dual-core ARM Cortex A9 processor with Linux operating system and a quad-core Leon3 processor with Linux Operating system, OpenMP library and hardware profiling system
P: Giacomo Valente | A: Giacomo Valente and Vittoriano Muttillo, Università Degli Studi Dell'Aquila, IT

NeuroDSP: A Multi-Purpose Energy-Optimized Accelerator For Neural Networks
P: Jean-Marc PHILIPPE | A: Jean-Marc PHILIPPE, Alexandre CARBON and Renaud SCHMIT, CEA LIST, FR

Digitally Driven Top-Down Methodology for Mixed Signal Circuit Design
P: Markus Mueller | A: Markus Mueller, Maximilian Thuermer and Ulrich Bruening, U of Heidelberg, DE

BioViz: An Interactive Visualization Engine for Microfluidic Biochips
P: Oliver Keszöcze | A: Oliver Keszöcze, Jannis Stoppe, Robert Wille and Rolf Drechsler | U of Bremen, DE; ^DFKI and U of Bremen, DE; ^Johannes Kepler U, AT; DFKI and U of Bremen, DE

CONTREP: A single-source framework for UML-based Modelling and Design of Mixed-Criticality Systems
P: Fernando Herrera | A: Fernando Herrera and Eugenio Villar, U of Cantabria, ES

D-VASim: Timing Analysis of Genetic Logic Circuits using D-VASim
P: Hasan Baig | A: Hasan Baig and Jan Madsen, Technical U of Denmark, DK

AHLS_Desync: Desynchronization Tool for High-Level Synthesis of Asynchronous Circuits
P: Jean Simatic | A: Jean Simatic, Rodrigo Possamai Bastos and Laurent Fesquet, TIMA Laboratory, FR

VisualNoC: Visualization Network-on-Chip Design Framework
P: Junshi Wang | A: Junshi Wang, Letian Huang, Guangjun Li and Axel Jantsch | University of Electronics Science and Technology of China, CN; ^Technology U of Vienna, AT

eTeak: Asynchronous Dataflows Synthesis onto FPGAs Using the eTeak Framework
P: Mahdi Jelodari Mamaghani | A: Mahdi Jelodari Mamaghani, Jim Garside and Steve Furber, The U of Manchester, GB

RT-PowMod: Run-Time CPU Power Models from Real Data
P: Matthew Walker | A: Matthew Walker, Stephan Diestelhorst, Andreas Hansson, Geoff Merrett and Bashir Al-Hashimi | U of Southampton, GB; ^ARM Ltd., GB

GRIP: Graph-Rewriting-Based IP-Integration (GRIP) - An EDA Tool for Software Defined SoC Design
P: Munish Jassi | A: Munish Jassi, Yong Hu, Jian Lyu, Daniel Mueller-Gritschneider and Ulf Schlichtmann, TU München, DE

ALPT: A Fast Prototyping Methodology with Constrained Floorplaning on Analog Layout Generation
P: Po-Cheng Pan | A: Po-Cheng Pan, Hung-Wen Huang and Hung-Ming Chen, National Chiao Tung U, TW

In-node processing: Modelling Framework for In-Node Processing in Industrial Sensor and Actuator Networks.
P: Qaiser Anwar | A: Qaiser Anwar, Muhammad Imran and Matthias O'Nils, Mid Sweden U, SE

Extra-functional Property Simulation with Virtual Platforms
P: Ralph Görgen | A: Ralph Görgen, Kim Grütter and Sören Schreiner, OFFIS - Intitute for Information Technology, DE

IDDD: An Interactive Dependability Driven Design Space Exploration
P: Stefan Scharoba | A: Stefan Scharoba, Jacob Lorenz and Heinrich T. Vierhaus, Brandenburg U of Technology Cottbus-Senftenberg, DE

Electro-Thermal Simulator for Chip Design
P: Vladyslav Ladonkin | A: Vladyslav Ladonkin and Juergen Scheible, Reutlingen U, DE

EDA Prototypes

10:00 12:00 14:00 16:00
12:00 14:00 16:00 18:00
UB05 UB06 UB07 UB08

P: Presenter | A: Author

LoopInvader: A Compiler for Tightly Coupled Processor Arrays
P: Alexandru Tanase | A: Alexandru Tanase, Michael Witterau, Ericles Sousa, Vahid Lari, Frank Hannig and Jürgen Teich, U Erlangen-Nürnberg, DE

COSSIM: A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator
P: Antonios Nikitakis | A: Antonios Nikitakis and Andreas Brokalakis, Technical U of Crete, GR

A Circuit Extraction Tool for Full Custom Designed MEMS Sensors
P: Axel Hald | A: Axel Hald, Johannes Seelhorst, Mathias Reimann, Juergen Scheible and Jens Lienig | Robert Bosch GmbH, DE; ^Reutlingen U, DE; ^TU Dresden, DE

DAC Generator: A DAC Stage Analog Circuit Generator for UDSM and FD-SOI Technologies
P: Benjamin Prautsch | A: Benjamin Prautsch, Sunil Rao, Uwe Eichler, Ajith Puppala and Torsten Reich, Fraunhofer Institute for Integrated Circuits IIS, Design Automation Division EAS, DE

CLaSH: Digital circuits in CLaSH
P: Christiaan Baaij | A: Christiaan Baaij and Jan Kuper, U of Twente, NL

AGAMID: A TLM framework for evaluation of hardware-enhanced many-core run-time management
P: Daniel Gregorek | A: Daniel Gregorek and Alberto Garcia-Ortiz, U of Bremen, DE

Hyperdimensional Computing for Text Classification: An Efficient Software Implementation
P: Fateme Rasti Najafabadi | A: Fateme Rasti Najafabadi, Abbas Rahim | Pentti Kanerva and Jan Rabaey | Sharif U of Technology, IR; ^U of California, Berkeley, US

CONTREP: A single-source framework for UML-based Modelling and Design of Mixed-Criticality Systems
P: Fernando Herrera | A: Fernando Herrera and Eugenio Villar, U of Cantabria, ES

D-VASim: Timing Analysis of Genetic Logic Circuits using D-VASim
P: Hasan Baig | A: Hasan Baig and Jan Madsen, Technical U of Denmark, DK

Retroscope: Toolkit for Analysis and Verification of HDL Designs
P: Sergey Smolov | A: Sergey Smolov, Alexander Kamkin and Mikhail Lebedev, Russian Academy of Sciences (RAS), RU

Continuous CHF Monitoring: An Integrated, Low-Power Platform for Continuous Congestive Heart-Failure Monitoring
P: Shahzad Muzaffar | A: Shahzad Muzaffar, Ibrahim (Abe) M. Elfadel and Jerald Yoo, Masdar Institute, AE

RC3E: Design and Test Automation in the Cloud
P: Hasan Baig | A: Hasan Baig and Jan Madsen, Technical U of Denmark, DK

AHLS_Desync: Desynchronization Tool for High-Level Synthesis of Asynchronous Circuits
P: Jean Simatic | A: Jean Simatic, Rodrigo Possamai Bastos and Laurent Fesquet, TIMA Laboratory, FR

VisualNoC: Visualization Network-on-Chip Design Framework
P: Junshi Wang | A: Junshi Wang, Letian Huang, Guangjun Li and Axel Jantsch | University of Electronics Science and Technology of China, CN; ^Technology U of Vienna, AT

eTeak: Asynchronous Dataflows Synthesis onto FPGAs Using the eTeak Framework
P: Mahdi Jelodari Mamaghani | A: Mahdi Jelodari Mamaghani, Jim Garside and Steve Furber, The U of Manchester, GB

RT-PowMod: Run-Time CPU Power Models from Real Data
P: Matthew Walker | A: Matthew Walker, Stephan Diestelhorst, Andreas Hansson, Geoff Merrett and Bashir Al-Hashimi | U of Southampton, GB; ^ARM Ltd., GB

GRIP: Graph-Rewriting-Based IP-Integration (GRIP) - An EDA Tool for Software Defined SoC Design
P: Munish Jassi | A: Munish Jassi, Yong Hu, Jian Lyu, Daniel Mueller-Gritschneider and Ulf Schlichtmann, TU München, DE

ALPT: A Fast Prototyping Methodology with Constrained Floorplaning on Analog Layout Generation
P: Po-Cheng Pan | A: Po-Cheng Pan, Hung-Wen Huang and Hung-Ming Chen, National Chiao Tung U, TW

In-node processing: Modelling Framework for In-Node Processing in Industrial Sensor and Actuator Networks.
P: Qaiser Anwar | A: Qaiser Anwar, Muhammad Imran and Matthias O'Nils, Mid Sweden U, SE

Extra-functional Property Simulation with Virtual Platforms
P: Ralph Görgen | A: Ralph Görgen, Kim Grütter and Sören Schreiner, OFFIS - Intitute for Information Technology, DE

IDDD: An Interactive Dependability Driven Design Space Exploration
P: Stefan Scharoba | A: Stefan Scharoba, Jacob Lorenz and Heinrich T. Vierhaus, Brandenburg U of Technology Cottbus-Senftenberg, DE

Electro-Thermal Simulator for Chip Design
P: Vladyslav Ladonkin | A: Vladyslav Ladonkin and Juergen Scheible, Reutlingen U, DE

Secure System Prototypes

10:00 12:00 14:00 16:00
12:00 14:00 16:00 18:00
UB05 UB06 UB07 UB08

P: Presenter | A: Author

SRAM-based physical unclonable keys for BLE smart lock systems
P: Iluminada Baturone and Miguel Ángel Prada-Delgado | A: Iluminada Baturone, Miguel Ángel Prada-Delgado, Alfredo Vázquez-Reyes, Laurentiu Acasandrei, Diego Fernández-Barrera and Javier Prada-Delgado | ^OCLOSE S.L., ES

P02 **P07**

Hardware Design & Test Prototypes

10:00 12:00 14:00 16:00
12:00 14:00 16:00 18:00
UB05 UB06 UB07 UB08

P: Presenter | A: Author

A-LOOP: AMP system with a dual-core ARM Cortex A9 processor with Linux operating system and a quad-core Leon3 processor with Linux Operating system, OpenMP library and hardware profiling system
P: Giacomo Valente | A: Giacomo Valente and Vittoriano Muttillo, Università Degli Studi Dell'Aquila, IT

P05 **P09**

ChlmpAnC: Change Management using ChlmpAnC
P: Jannis Stoppe | A: Jannis Stoppe, Martin Ring and Rolf Drechsler, DFKI and U of Bremen, DE

P08 **P09**

NeuroDSP: A Multi-Purpose Energy-Optimized Accelerator For Neural Networks
P: Jean-Marc PHILIPPE | A: Jean-Marc PHILIPPE, Alexandre CARBON and Renaud SCHMIT, CEA LIST, FR

P08 **P09**

Digitally Driven Top-Down Methodology for Mixed Signal Circuit Design
P: Markus Mueller | A: Markus Mueller, Maximilian Thuermer and Ulrich Bruening, U of Heidelberg, DE

P08 **P09**

BioViz: An Interactive Visualization Engine for Microfluidic Biochips
P: Oliver Keszöcze | A: Oliver Keszöcze, Jannis Stoppe, Robert Wille and Rolf Drechsler | U of Bremen, DE; ^DFKI and U of Bremen, DE; ^Johannes Kepler U, AT; DFKI and U of Bremen, DE

P08 **P09**

RC3E: Design and Test Automatization in the Cloud
P: Patrick Lehmann | A: Patrick Lehmann, Oliver Knodel, Martin Zabel and Rainer G. Spallek, TU Dresden, DE

P06 **P04**

Continuous CHF Monitoring: An Integrated, Low-Power Platform for Continuous Congestive Heart-Failure Monitoring
P: Shahzad Muzaffar | A: Shahzad Muzaffar, Ibrahim (Abe) M. Elfadel and Jerald Yoo, Masdar Institute, AE

P09 **P07**

Q27: Putting Queens in Carry Chains
P: Thomas Preußer | A: Th. Preußer, TU Dresden, DE

P07 **P06**

Automotive System Prototypes

10:00 12:00 14:00 16:00
12:00 14:00 16:00 18:00
UB05 UB06 UB07 UB08

P: Presenter | A: Author

LLBMC / QPR-Verify: High-Precision Bounded Model Checking for Automotive Software
P: Carsten Sinz | A: Carsten Sinz, David Farago, Florian Merz and Reimo Schaupp, Karlsruhe Institute of Technology (KIT), DE

P10 **P10**

MCC: Contract-based automated integration for component-based critical systems
P: Johannes Schlatow | A: Johannes Schlatow, Marcus Nolte, Rolf Ernst and Markus Maurer, TU Braunschweig, DE