

# Design and Analysis of Via-Configurable Routing Fabrics for Structured ASICs

Hsin-Pei Tsai and Rung-Bin Lin  
Computer Science and Engineering  
Yuan Ze University  
Chung-Li, Taiwan

Liang-Chi Lai  
Computer Science and Engineering  
Yuan Ze University  
Chung-Li, Taiwan

**Abstract**—This paper presents a simple method for design and analysis of a via-configurable routing fabric formed by an array of routing fabric blocks (RFBs). The method simply probes into an RFB rather than resorts to full-chip routing to collect some statistics for a metric used to qualify the RFB. We find that the trade-off between wire length and via count is a good metric. This metric has been validated by full-chip routing and used successfully to create better routing fabrics.

**Keywords**-structured ASIC; regular fabric; via configurable; routing; design for manufacturability

## I. INTRODUCTION

Structured ASIC emerged as a new design alternative [1-5] in a few years ago as designers tried to curtail the ever increasing design and manufacturing costs of integrated circuits (IC). Structured ASIC consists of prefabricated transistors and prefabricated masks for some metal layers. Designers can customize a few mask layers such as via layers between upper level metals to realize a circuit. Designers need only pay for a few customized masks and share the cost of prefabricated masks. As such, structured ASIC has a much lower non-recurring engineering (NRE) cost compared to conventional ASIC. A more prominent feature of structured ASIC is its layout regularity. A via-configurable structured ASIC consists of via-configurable logic block (VCLB) arrays and routing fabric block arrays [4-8]. Its layout regularity will not only simplify the set of restricted design rules [9], but also greatly enhance the effects of various reticle enhancement techniques for improving manufacturability [10-13]. It is encouraging to see that Jhaveri et al. [11-12] are able to achieve comparable timing and area utilization for an ARM926EJ implementation exploiting only a small set of layout primitives for forming regular layouts.

Routing is one of the most important tasks for designing a via-configurable structured ASIC. We need deal with two routing issues. One is routing per se and it is done by a structured ASIC router. The other is about designing a routing fabric which normally consists of regular routing fabric blocks (RFBs) formed by wire segments on upper metal layers. A structured ASIC router customizes a few via layers on a predefined routing fabric to implement connections among logic blocks. In the past, a few structured ASIC routers [7,14,15] were designed only for evaluating a structured ASIC

technology. A more comprehensive structured ASIC router was presented in [16]. Some routing fabrics (fabric blocks) [4-6,14-17] were presented along with these works. Only the work in [16] investigates the issue of quantifying a routing fabric. However, none of the previous work discussed how to qualify a routing fabric and what constitutes a good routing fabric. Typically, we usually resort to full-chip routing for evaluating a routing fabric. This is a time-consuming process. Hence, we propose a simple method to qualify a routing fabric formed by repetitive RFBs. Our main contributions are as follows.

- Our method greatly simplifies the task of qualifying an RFB because we look into an RFB rather than a full-chip to determine the quality of a routing fabric.
- We illustrate a way of evaluating the influence of routing internal nets completely inside an RFB on the resource quantity provided by the underlying RFB.
- We find out that the trade-off between via count and wire length is an effective metric to evaluate an RFB quality.

This article is organized as follows. Section II gives a problem definition. Section III elaborates on how to design and analyze an RFB. Section IV conducts an experimental validation. Section V draws a conclusion.

## II. PROBLEM DEFINITION

Our structured ASIC technology contains arrays of via-configurable logic blocks (VCLB) and via-configurable routing fabrics. In this work, we use a VCLB as shown on the left of Fig. 1 from [18] and a routing fabric containing arrays of routing fabric blocks (RFBs) formed by wire segments on M3 through M5. If an RFB refers to a particular layer such as M3, it is called M3 RFB. On the right of Fig. 1 shows part of an M3 RFB laid over a VCLB. An RFB usually has a size of an m-by-n VCLB array. For example, the RFB in Fig. 2 has a size of a 4-by-4 VCLB array, which contains M3, M4, and M5 RFBs. Now, we define our problem as follows.

*Given a routing fabric which is formed by an array of routing fabric blocks (RFBs), determine whether the given routing fabric is better than other routing fabrics.*

To the best of our knowledge, we are the first to investigate this issue. We virtually cannot solve this problem analytically because an RFB contains only predefined yet segmented wires. Hence, we will tackle this problem experimentally.

This work was supported in part by the National Science Council, Taiwan, under Grant NSC 100-2221-E-155 -055.




Figure 1. A VCLB (left) overlaid with part of M3 RFB (right).

### III. ROUTING FABRIC DESIGN AND ANALYSIS

#### A. Routing Fabric Design Issues

There are three basic RFB design issues: layout design issue, wire length issue, and RFB size issue. The basic layout design principle is to avoid creating an isolated wire segment or a dangling wire segment. Layout design should consider many other things such as power strap deployment, pin accesses, etc. For example, metal fabric just right above a pin layer should be designed in such a way of easing pin access. As shown in Fig. 1, we lay two M3 wire segments on a track where there is a M2 pin for easing pin accesses from M3. Wire length issue is about the length of wire segments on an RFB. Long wire segments tend to leave a large unused part and thus increase total wire length whereas short wire segments tend to increase via count but result in smaller total wire length. This creates a difficult situation. A compromise between via count and total wire length seems unavoidable. Determining RFB size is a tricky problem, similar to the problem of determining global bin size for global routing. For simplicity, we assume in this work that an RFB is equivalent to a global bin. A side of a global bin in industrial practice typically encompasses 15 to 50 tracks [19]. In our work, 50 to 60 tracks, equivalent to a 4-by-4 VCLB array, are used because an RFB usually provides fewer available tracks than the nominal number of tracks on a side. Another minor issue is about using a heterogeneous routing fabric which employs different RFBs in different regions of a structured ASIC. In our structured ASIC technology, we use one RFB for core region and another RFB for IO to core region. For simplicity, we focus our study on RFBs in core region.

#### B. Routing Fabric Blocks (RFBs)

We study five RFBs, each of which consists of its own M3 RFB, M4 RFB, and M5 RFB. These five RFBs are respectively called *BaseRF*, *New1RF*, *New2RF*, *XbarRF*, and *eASICRF*. We have considered the issues presented in III.A while designing these RFBs. Figure 2 shows the layout of *BaseRF*. *BaseRF* was originally used in [16]. Short jumpers on M4 RFB are used to connect vertical wires on M3 and M5 whereas those on M5 RFB are used for connecting horizontal wires on M4. Besides, *BaseRF* has a long wire running across three RFBs. Figure 3 shows *New1RF*, derived from chopping some long M4 wires in *BaseRF* into some shorter wires. Accordingly, we need also modify M5 RFB by adding some jumpers at the places where the long wires are broken. M3 RFB is the same as that for *BaseRF*. Figure 4 shows *New2RF*, obtained by replacing some short vertical wires of M3 RFB and M5 RFB of *New1RF* with long vertical wires. Figure 5 shows *XbarRF* formed by short wires on adjacent metal layers neatly orthogonal to each other. Figure 6 shows *eASICRF* [20]. We have slightly modified the

original eASIC's RFB by adding some jumper wires on M4 RFB and M5 RFB to improve accessibility to the internal wires in *eASICRF*. Note that *eASICRF* also employs the M3 RFB shown in Fig. 2.

#### C. Routing Resource Analysis

We employ the statistical approach presented in [16] for analyzing an RFB experimentally. Given an RFB, we statistically find out the number of distinct routes, each of which starts from a specific side and terminated at any of the other three sides. We repeat this task for a specific side a




Figure 2. *BaseRF*, M4 RFB (top), M3 RFB (lower left), and M5 RFB.




Figure 3. *New1RF*, M4 RFB (left) and M5 RFB.




Figure 4. *New2RF*, M3 RFB (top), M4 RFB (lower left), and M5 RFB.




Figure 5. XbarRF, M3 RFB (top), M4 RFB (lower left), and M5 RFB.




Figure 6. eASICRF, M4 RFB (left) and M5 RFB.

large number of times, said 3000 times in our case. We thus have statistics about the maximum, average, and minimum numbers of routes starting from a side. We perform the above task for each of the four sides of an RFB. Table I shows the number of routes supplied by the five RFBs studied in this work. Each entry has a form of Max/Ave/Min which respectively gives the maximum, average, and minimum number of routes. The sum of the average number of routes on the four sides of an RFB is denoted by TR\_F. The normalized number of routes with respect to that provided by XbarRF is denoted by TRN\_F. As one can see, XbarRF provides more routes starting from the north or south side. However, the above analysis does not consider the influence of routing the internal nets completely inside an RFB. In an RFB with a size of a 4-by-4 VCLB array, the number of internal two-pin nets can be up to 12. In this work we modify the statistical approach in [16] to consider internal nets. Table II shows the average number of routes reduced per internal net. It turns out that the reduction in the number of routes per internal net is a good indicator for gauging an RFB's quality.

TABLE I. ROUTING RESOURCES

	<i>BaseRF</i>	<i>NewIRF</i>	<i>New2RF</i>	<i>XbarRF</i>	<i>eASICRF</i>
N	50/41.99/33	54/47.06/38	55/47.80/37	59/51.69/43	51/43.54/35
S	50/41.77/34	55/47.28/39	56/48.42/38	59/50.86/40	50/40.50/33
W	39/33.49/27	44/39.58/34	44/40.40/35	42/38.93/35	45/40.08/34
E	40/35.23/30	44/39.66/34	45/40.37/36	42/38.92/35	45/39.98/33
<b>TR_F</b>	152.48	173.58	176.99	180.4	164.1
<b>TRN_F</b>	0.85	0.96	0.98	1.00	0.91

TABLE II. REDUCTION IN ROUTING RESOURCE PER INTERNAL NET

	<i>BaseRF</i>	<i>NewIRF</i>	<i>New2RF</i>	<i>XbarRF</i>	<i>eASICRF</i>
N	0.40	0.32	0.34	0.56	0.68
S	0.43	0.34	0.37	0.55	0.58
W	0.49	0.49	0.55	0.71	0.72
E	0.51	0.49	0.54	0.69	0.72
<b>Total</b>	1.83	1.64	1.80	2.51	2.70

#### D. Metrics for RFB Qualification

The total number of routes supplied by an RFB is an important metric for RFB qualification. However, simply looking into the number of routes provided by an RFB is not enough to determine an RFB's quality because the routes may use excessive numbers of vias or have large wire lengths. Hence, we need also consider the number of vias employed by the routes. Table III gives the sum of the average number of vias per route (denoted by TV\_F) and the sum of the average wire length per route (denoted by TWL\_F). It also gives their normalized via counts and wire lengths with respect to that for XbarRF, denoted by TVN\_F and TWLN\_F respectively. We have three sets of data in Table III, respectively collected from routing only the first 10, 20, and all the routes. The reason why we present the data for the first 10 and 20 routes is because the majority of RFBs on a chip use much fewer routes than the maximally allowable routes. Looking into Table III, we find that XbarRF has the smallest TWL\_F and the largest TV\_F. Hence, the data for XbarRF can serve as a good reference for calculating the trade-off between wire length and via count. We define a metric based on this trade-off as follows.

$$\text{Metric\_F(MRF)} = \frac{\text{TVN\_F(XbarRF)} - \text{TVN\_F(MRF)}}{\text{TWLN\_F(MRF)} - \text{TWLN\_F(XbarRF)}} \quad (1)$$

Where TVN\_F(MRF) denotes the normalized via count incurred by an RFB called MRF which can be either of the five RFBs except XbarRF. TWLN\_F(MRF) is defined similarly. Metric\_F(MRF) is a trade-off between wire length and via count. A larger number is better. Based on Metric\_F of the first 10 and 20 routes shown in Table III, New1RF ranks first, New2RF ranks second, eASICRF ranks third, and BaseRF ranks fourth. However, eASICRF becomes more competitive if ranking is based on the third set of data.

TABLE III. METRICS DEFINED BY VIA COUNTS, WIRE LENGTHS, AND ROUTES OBTAINED FROM ROUTING A SINGLE RFB

	<i>BaseRF</i>	<i>NewIRF</i>	<i>New2RF</i>	<i>XbarRF</i>	<i>eASICRF</i>
<b>First 10 routes</b>	<b>TV_F</b>	18.6	26.32	22.61	42.51
	<b>TVN_F</b>	0.44	0.62	0.53	1.00
	<b>TWL_F(um)</b>	1185.8	1021.6	1061.8	896.6
	<b>TWLN_F</b>	1.32	1.14	1.18	1.00
	<b>Metric_F</b>	1.74	2.73	2.54	1.00
<b>First 20 routes</b>	<b>Rank</b>	4	1	2	5
	<b>TV_F</b>	18.82	26.14	22.22	42.35
	<b>TVN_F</b>	0.44	0.62	0.52	1.00
	<b>TWL_F(um)</b>	1198.95	1029.7	1071.4	897.05
	<b>TWLN_F</b>	1.34	1.15	1.19	1.00
<b>All routes</b>	<b>Metric_F</b>	1.65	2.59	2.45	1.00
	<b>Rank</b>	4	1	2	5
	<b>TV_F</b>	20.89	27.85	23.04	44.21
	<b>TVN_F</b>	0.47	0.63	0.52	1.00
	<b>TWL_F(um)</b>	1208.58	1074.09	1109.84	900.93
	<b>TWLN_F</b>	1.34	1.19	1.23	1.00
	<b>Metric_F</b>	1.54	1.93	2.07	1.00
	<b>Rank</b>	4	3	2	5
					1

#### IV. EXPERIMENTAL VALIDATIONS

We will validate that Metric\_F is indeed effective by performing full-chip routing for some ITC99 benchmark circuits using our structured ASIC technology. A router Rover [16] routes a circuit using the underlying routing fabric. Table IV shows Metric\_C that corresponds to Metric\_F obtained from exploring an RFB. Since Metric\_C is obtained from full-chip routing, a suffix C is used. A larger Metric\_C is better. Hence, New1RF would rank first and New2RF ranks second. Comparing such a ranking with that based on the data in Table III, the ranking of New1RF and New2RF is consistent. However, the ranks of BaseRF and eASICRF are comparable. The reason for this is that BaseRF has a much smaller reduction in routing resource per internal net as shown in Table II. Generally, Metric\_F used for ranking RFBs is effective because the ranking based on full-chip routing is quite consistent with that based on routing a single RFB with less than 50% (the first 20 routes) of the total routes being routed.

One more issue yet to be investigated is about routability. Will chips based on New1RF be more routable than those based on New2RF? This might not be true if we look into Table I which shows that New2RF offers more routing resources than New1RF does. We run some experiments to study this issue. What we do is to set as a higher core utilization as possible for floorplanning to make as a smaller chip as possible so that the routing resources on a chip can be reduced to a minimum. In this way, we hope that we would create some failed nets during routing. We test the above approach for the three largest designs. Table V shows the routability check results. New1RF and New2RF do not have a failed net. The runtimes taken by Rover for them are also smaller. This implies that New1RF and New2RF indeed enable higher routability. Note that Metric\_C's values for New1RF are still larger than that for New2RF. Also note that failed nets could be possibly due to using a poor routing tool.

TABLE IV. USING METRIC\_C TO VALIDATING METRIC\_F

	<i>BaseRF</i>	<i>New1RF</i>	<i>New2RF</i>	<i>XbarRF</i>	<i>eASICRF</i>
b14	2.11	<b>7.67</b>	3.10	1.00	2.07
b15	2.35	<b>5.00</b>	3.50	1.00	2.58
b17	1.85	<b>3.83</b>	2.91	1.00	1.69
b18	2.41	<b>5.91</b>	4.19	1.00	2.64
b19	2.05	<b>4.80</b>	3.30	1.00	2.07
b20	1.80	<b>5.25</b>	2.73	1.00	1.53
b21	1.85	<b>4.40</b>	2.91	1.00	1.80

TABLE V. ROUTABILITY CHECKS

	<i>BaseRF</i>	<i>New1RF</i>	<i>New2RF</i>	<i>XbarRF</i>	<i>eASICRF</i>
b17	<b>Failed nets</b>	1	0	0	1 4
	<b>Metric_C</b>	2.06	<b>5.31</b>	3.46	1.00 1.96
	<b>Runtime</b>	50m	17m	17m	33m 2h10m
b18	<b>Failed nets</b>	2	0	0	1 438
	<b>Metric_C</b>	2.09	<b>5.91</b>	3.55	1.00 2.02
	<b>Runtime</b>	2h10m	56m	53m	1h10m 5h08m
b19	<b>Failed nets</b>	0	0	0	0 0
	<b>Metric_C</b>	2.14	<b>6.39</b>	3.72	1.00 2.15
	<b>Runtime</b>	1h10m	55m	51m	1h11m 1h15m

#### V. CONCLUSIONS

This paper presents an approach to design and analysis of via-configurable routing fabric. A metric based on the trade-off between wire length and via count is used along with the degree of reduction in routing resource per internal net to determine which RFB is better than the others. The proposed method and metric enable us to design a better routing fabric.

#### REFERENCES

- [1] B. Zahiri, "Structured ASICs: opportunities and challenges," ICCD, pp. 404-409, 2003.
- [2] K. C. Wu and Y. W. Tsai, "Structured ASIC, evolution or revolution?" ISPD, pp.103-106, 2004.
- [3] T. Okamoto, T. Kimoto, N. Maeda, "Design methodology and tools for NEC electronics' structured ASIC ISSP," ISPD, 2004, pp.90-96.
- [4] Y. Ran and M. Marek-Sadowska, "Designing via-configurable logic blocks for regular fabric", IEEE Trans. on VLSI Systems, Vol. 14, No. 1, Jan. 2006.
- [5] Y. Ran and M. Marek-Sadowska, "Via-configurable routing architectures and fast design mappability estimation for regular fabrics," IEEE Trans. on VLSI Systems, Vol. 14, Sept. 2006, pp. 998-1009.
- [6] L. Pileggi, H. Schmit, A. J. Strojwas, P. Gopalakrishnan, V. Kheterpal, A. Korapaty, C. Patel, V. Rovner, K.Y. Tong, "Exploring regular fabrics to optimize the performance-cost trade-off," DAC, pp. 782-787, 2004.
- [7] N. V. Shenoy, J. Kawa, and R. Camposano, "Design automation for mask programmable fabrics," in Proc. Design Automation Conf., 2004, pp. 192-197
- [8] HardCopy Structured ASICs: ASIC gain without the pain. ALTERA. [Online]. Available: [http://www.altera.com/products/software/flows/asic/qts-structured\\_asic.htm](http://www.altera.com/products/software/flows/asic/qts-structured_asic.htm)
- [9] M. Lavin, F. L. Heng, and G. Northrop, "Backend CAD flows for "restrictive design rules," in Proc. ICCAD, pp. 739-746, 2004.
- [10] M. C. Smayling and V. Axelrad, "32nm and below logic patterning using optimized illumination and dDouble Patterning," Optical Microlithography XXII, Proc. of SPIE, Vol. 7274, pp. 72740K-1~72740K-8.
- [11] T. Jhaveri, V. Rovner, L. Pileggi, A. J. Strojwas, D. Motiani, V. Kheterpal, K. Y. Tong, T. Hersan, and D. Pandini, "Maximization of layout printability/ manufacturability by extreme layout regularity," J. Micro/Nanolith. MEMS MOEMS 6(3), pp. 031011-1-031011-15 (Jul-Sep 2007).
- [12] T. Jhaveri, V. Rovner, L. Liebmann, L. Pileggi, A. J. Strojwas, and J. D. Hibbeler, "Co-optimization of circuits, layout and lithography for predictive technology scaling beyond gratings," IEEE Trans. On CAD, Vol. 29, No. 4, pp. 509-527, April 2010.
- [13] H. Muta and H. Onodera, "Manufacturability-aware design of standard cells," IEICE Trans. Fundamentals, VOL.E90-A, No.12, pp. 2682-2690, Dec. 2007.
- [14] V. Kheterpal, A. J. Strojwas, L. Pileggi, "Routing architecture exploration for regular fabrics", DAC, pp. 204-207, 2004.
- [15] Y. Ran and M. Marek-Sadowska, "An integrated design flow for a via-configurable gate array," ICCAD, pp. 582 – 589, 2004.
- [16] L. C. Lai, H. H. Chang, R. B. Lin, "Rover: Routing on via-configurable fabrics for standard-cell-like structured ASICs", GLSVLSI, pp. 37-42, 2011.
- [17] L. Cooke, "Routing density analysis of standard cell vs standard metal", eASIC white paper.
- [18] M. C. Li, H. H. Tung, C. C. Lai, and R. B. Lin, " Standard cell like via-configurable logic block for structured ASICs, " ISVLSI, pp. 381-386, 2008.
- [19] W. Swartz, "Issues in global routing," ISPD, pp 142- 147, 2008.
- [20] Z. Or-Bach, "Programmable circuit fabrics," CANDE, 2001. (<http://ewh.ieee.org/cmte/cande/cande01program2.pdf>)