



Booth University

Organisation



Thursday March 12, 2015

EDA Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

The Ψ -chart Design Approach in TTool/DIPLODOCUS: a Framework for Hw/Sw Co-Design of Data-Dominated Systems-on-Chip
P: Andrea Enrici | **A:** Ludovic Aprville, Daniel Camara and Renaud Pacalet, Télécom ParisTech, FR

ISP RAS Verification Tools: Integrated Approach to Hardware Verification at Unit and System Levels Based on Static and Dynamic Methods
P: Andrei Tatarnikov | **A:** Mikhail Chupilko, Alexander Kamkin, Artem Kotsynnyak and Sergey Smolov, Institute for System Programming of the Russian Academy of Sciences (ISP RAS), RU

Workcraft: Framework for interpreted graphs
P: Danil Sokolov, Newcastle University, GB

Designing and evaluating resource management policies for heterogeneous system architectures
P: Gianluca Durelli | **A:** Cristiana Bolchini, Antonio Miele, Gabriele Pallotta, Marcello Pogliani and Marco Santambrogio, Politecnico di Milano, IT

Where is it? Find the code you are interested in!
P: Jan Malburg, University of Bremen, DE
A: Görschwin Fey, U of Bremen / German Aerospace Center, DE

Interactive Visualization of ESL Designs
P: Jannis Stoppe, University of Bremen, DE
A: Robert Wille and Rolf Drechsler, U of Bremen/DFKI GmbH, DE

Real-time Multiprocessor compiler demo: Compiler for Real-Time Multiprocessor Systems with Shared Accelerators
P: Marco Bekooij | **A:** Guus Kuiper, Stefan Geuns, Philip Wilmanns, Joost Hausmans and Marco Bekooij, U of Twente, NL


3D-COSTAR: Using 3D-COSTAR for 2.5D-/3D-SIC Cost Analysis
P: Mottaqiallah Taouil¹ | **A:** Mottaqiallah Taouil¹, Said Hamdioui¹ and Erik Jan Marinissen²
¹TU Delft, NL; ²IMEC, BE

VDA-ADMF: An Agile Migration Framework for Analog Layout Design
P: Po-Cheng Pan¹ | **A:** Ching-Yu Chin¹, Hung-Ming Chen¹, Tung-Chieh Chen², Jou-Chun Lin² and Yi-Peng Weng³
¹National Chiao Tung University, TW; ²Synopsys Co., Ltd., TW; ³Taiwan Semiconductor Manufacturing Company, TW

FLaRE: A Reconfiguration Aware Floorplanner
P: Riccardo Cattaneo | **A:** Marco Rabozzi and Marco Santambrogio, Politecnico di Milano, IT

Functional ECO: An efficient rewiring enhanced functional ECO
P: Tak Kei Lam² | **A:** Xing Wei¹, Yi Diao¹, Tak Kei Lam² and Yu-Liang Wu¹
¹Easy-Logic Technology Limited, HK; ²The Chinese U of Hong Kong, HK

The Bond Calculator
P: Carl Christoph Jung²
A: Christian Silber¹ and Juergen Scheible²
¹Robert Bosch GmbH, DE; ²Reutlingen U, DE



Hardware Design & Test Prototypes

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

Linux on TSAR: Porting the Linux kernel to the TSAR manycore architecture
P: César Fuguet Tortolero | **A:** Joël Porquet and Alain Greiner, UPMC-LIP6, FR

NetFPGA SUME: Making 100GBps a Commodity
P: Noa Zilberman | **A:** Yury Audzevich, Georgina Kalo-geridou and Andrew W. Moore, U of Cambridge, GB

An FPGA lab-on-chip: An Analysis Tool and Framework for Advanced Measurements and Reliability Assessments on Modern Nanoscale FPGAs
P: Petr Pfeifer, Technical U of Liberec, CZ

Reconfigurable FPGA-based non-intrusive BERT for production test
P: Sergei Odintsov | **A:** Artjom Jasnetski, Tallinn U of Technology, EE

Combination of WSN and 1st Order Kinetic Model for Real-Time Shelf-Life Prediction of Perishable Goods
P: Valerio Francesco Annese | **A:** Daniela De Venuto, Politecnico di Bari, IT

CryptoChip: Demonstration of Cryptographic ASIC Prototype
P: Xuan Thuy Ngo | **A:** Xuan Thuy Ngo, Jean-Luc Danger, Sylvain Guilley, Tarik Graba, Yves Mathieu and Zakaria Najm, Télécom ParisTech, FR



Designing Electronics for Medical Applications

10:00 12:00 14:30
12:00 14:30 16:30
UB09 UB10 UB11

P: Presenter | A: Author

MAMMA: Speech Enhancement Demo exploiting MEMS Microphone Array for people with disabilities
P: Luca Fanucci¹ | **A:** Alessandro Palla¹, Luca Fanucci¹ and Roberto Sannino²
¹U of Pisa, IT; ²STMicroelectronics, IT

Real-Time Pattern Detection of Movement Related Potentials by Synchronized EEG and EMG
P: Valerio Francesco Annese | **A:** Daniela De Venuto, Politecnico di Bari, IT



University Booth at DATE 2015

DATE, the Design, Automation and Test Conference and Exhibition is the unique European event bringing together researchers, user and vendors as well as specialists in the design, test and manufacturing of electronic circuits and systems.

The University Booth is organized during DATE and will be located in the exhibition area. All demonstrations will take place from Tuesday, March 10 to Thursday, March 12, 2015 during DATE. Universities and public research institutes have been invited to submit hardware or software demonstrations.

The University Booth program is composed by 39 demonstrations from 14 different countries, presenting software and hardware solutions. The program is organized in 11 sessions of 2 or 2.5 h duration and will cover four major topics:

- Electronic Design Automation Prototypes
- Hardware Design and Test Prototypes
- Designing Electronics for the Internet of Things
- Designing Electronics for Medical Applications

DATE university booth welcomes you to booth 4 to find out more about the latest trends in software and hardware from the international research community.

Several demonstrators will be shown more than once, giving visitors more flexibility to come to booth 4 and find out about the latest innovations.

We are sure that the demonstrations will give an attractive supplement to the DATE conference program and exhibition. We would like to thank all contributors to this program.

More information can be found on the DATE web site, <http://www.date-conference.com/group/exhibition/u-booth>.

See you at the University Booth (Booth 4)!

Laurent Fesquet and Andreas Vörg (U Booth Chairs)

Tuesday March 10, 2015

EDA Prototypes

10:30	12:30	15:00	17:30
12:30	15:00	17:30	19:30
UB01	UB02	UB03	UB04

P: Presenter | A: Author

Implementations of the Semi-Global Matching 3D vision algorithm for automotive applications
P: Affaq Qamar
A: Luciano Lavagno, Politecnico di Torino, IT

ODEN: Assertion mining for behavioral descriptions
P: Alessandro Danese | **A:** Alessandro Danese, Tara Ghasempouri and Graziano Pravaddelli, U of Verona, IT

The Ψ-chart Design Approach in TTool/DIPLODOCUS: a Framework for Hw/Sw Co-Design of Data-Dominated Systems-on-Chip
P: Andrea Enrici | **A:** Ludovic Aprville, Daniel Camara and Renaud Pacalet, Télécom ParisTech, FR

ISP RAS Verification Tools: Integrated Approach to Hardware Verification at Unit and System Levels Based on Static and Dynamic Methods
P: Andrei Tatarnikov | **A:** Mikhail Chupilko, Alexander Kamkin, Artem Kotsynnyak and Sergey Smolov
¹Institute for System Programming of the Russian Academy of Sciences (ISP RAS), RU

HiPER-NIRGAM: A Tool Chain Based Framework for Modelling Thermal - Aware Reliability Estimation in 2D Mesh NoCs
P: Ashish Sharma | **A:** Manoj Singh Gaur¹, Lava Bhargava¹, Vijay Laxmi¹ and Mark Zwolinski²
¹Malaviya National Institute of Technology, Jaipur, IN; ²U of Southampton, GB

The Bond Calculator
P: Carl Christoph Jung²
A: Christian Silber¹ and Juergen Scheible²
¹Robert Bosch GmbH, DE; ²Reutlingen U, DE

Workcraft: Framework for interpreted graphs
P: Danil Sokolov, Newcastle U, GB

Numerical Methods for Efficient Simulations of Circuits with Separated Time Scales
P: Genie Hsieh, Sandia National Laboratories, US

Designing and evaluating resource management policies for heterogeneous system architectures
P: Gianluca Durelli | **A:** Cristiana Bolchini, Antonio Miele, Gabriele Pallotta, Marcello Pogliani and Marco Santambrogio, Politecnico di Milano, IT

OSTC: Combining HIFSuite and SCNSL for smart device integration and simulation
P: Graziano Pravaddelli | **A:** Alessandro Danese, Franco Fummi, Valerio Guarnieri, Michele Lora, Graziano Pravaddelli and Francesco Stefanni, U of Verona, IT

Where is it? Find the code you are interested in!
P: Jan Malburg, U of Bremen, DE | **A:** Görschwin Fey, U of Bremen / German Aerospace Center, DE

XtSi: The 3-D electro-thermal simulator
P: Jürgen Scheible | **A:** Carl C. Jung, Reutlingen U, DE

ISIS: Customizable Runtime Verification of Hardware/Software Virtual Platforms
P: Laurence Pierre | **A:** Martial Chabot, TIMA, FR

Real-time Multiprocessor compiler demo: Compiler for Real-Time Multiprocessor Systems with Shared Accelerators
P: Marco Bekooij, U of Twente, NL | **A:** Guus Kuiper, Stefan Geuns, Philip Wilmanns, Joost Hausmans and Marco Bekooij, U of Twente, NL

AIDASoft: Analog IC Design Automation
P: Nuno Horta | **A:** Nuno Lourenço¹, Ricardo Martins¹, Ricardo Póvoa¹, António Canelas¹, Ricardo Lourenço² and Pedro Ventura²
¹Instituto de Telecomunicações/Instituto Superior Técnico, PT; ²Instituto de Telecomunicações, PT

ID.Fix: An EDA Tool for Fixed-Point Refinement of Embedded Systems
P: Olivier Sentieys² | **A:** Daniel Menard¹ and Nicolas Simon²
¹INSA Rennes, FR; ²INRIA, FR

EDA Prototypes

10:30	12:30	15:00	17:30
12:30	15:00	17:30	19:30
UB01	UB02	UB03	UB04

P: Presenter | A: Author

FLaRE: A Reconfiguration Aware Floorplanner
P: Riccardo Cattaneo | **A:** Marco Rabozzi and Marco Santambrogio, Politecnico di Milano, IT

Gesture Recognition based Robotic Embedded System
P: Seetal Potluri¹ | **A:** Ravindran Balaraman¹, Pradyot K. V. N.¹, Manimaran S. S.¹, Praharasan Raja¹, Anshul Bansal² and Abhishek Mehta²
¹IIT Madras, IN; ²Punjab Engineering College, IN

VHDL to SystemC Translation and Abstraction: SystemC Manipulation Framework: from RTL VHDL to Optimized TLM SystemC
P: Syed Saif Abrar | **A:** Syed Saif Abrar, Valentin Tihomirov, Maksim Jenihhin and Jaan Raik, Tallinn U of Technology, EE

Hardware Design & Test Prototypes

10:30	12:30	15:00	17:30
12:30	15:00	17:30	19:30
UB01	UB02	UB03	UB04

P: Presenter | A: Author

STRNG: A Self-timed Ring based True Random Number Generator with Monitoring and Entropy Assessment
P: Abdelkarim Cherkaoui¹ | **A:** Laurent Fesquet¹, Viktor Fischer² and Alain Aubert²
¹TIMA, FR; ²LaHC, FR

4-LOOP: 4-core Leon 3 with linux Operating system, OpenMP library and hardware Profiling system
P: Giacomo Valente | **A:** Vittoriano Muttillo a. Fabio Federici, U of L'Aquila, IT

Reconfigurable FPGA-based non-intrusive BERT for production test
P: Sergei Odintsov | **A:** Artjom Jasnetski, Tallinn U of Technology, EE

Designing Electronics for Medical Applications

10:30	12:30	15:00	17:30
12:30	15:00	17:30	19:30
UB01	UB02	UB03	UB04

P: Presenter | A: Author

MAMMA: Speech Enhancement Demo exploiting MEMS Microphone Array for people with disabilities
P: Luca Fanucci¹ | **A:** Alessandro Palla¹, Luca Fanucci¹ and Roberto Sannino²
¹U of Pisa, IT; ²STMICROELECTRONICS, IT

PARLOMA: A Remote Communication System for Deafblind People
P: Ludovico Orlando Russo¹ | **A:** Giuseppe Airò Farulla¹, Marco Indaco¹, Calogero Maria Oddo², Daniele Pianu³, Paolo Prinetto¹, Stefano Rosa¹ and Ludovico Orlando Russo¹
¹Politecnico di Torino, IT; ²Scuola Superiore Sant'Anna, The Birobotics Institute, IT; ³CNR, IEIT, IT

Designing Electronics for the Internet of Things

10:30	12:30	15:00	17:30
12:30	15:00	17:30	19:30
UB01	UB02	UB03	UB04

P: Presenter | A: Author

Orientoma: A wearable orientation system for blind and visually impaired people
P: Giuseppe AiroFarulla | **A:** Marco Indaco and Ludovico Russo, Politecnico di Torino, IT

Smart Cell Development Platform for Embedded Battery Management
P: Swaminathan Narayanaswamy, TUM CREATE, SG
A: Matthias Kauer¹, Sebastian Steinhorst¹, Martin Lukasiewicz² and Samarjit Chakraborty²
¹TUM CREATE, SG; ²TU Munich, DE

EDA Prototypes

10:00	12:00	14:00	16:00
12:00	14:00	16:00	18:00
UB05	UB06	UB07	UB08

P: Presenter | A: Author

System-level FPGA prototyping of analog/mixed-signal systems
P: Georg Gläser¹ | **A:** Eckhard Hennig¹, Vojtech Dvorak²
¹Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH, DE; ²Brno U of Technology, CZ

ODEN: Assertion mining for behavioral descriptions
P: Alessandro Danese | **A:** Alessandro Danese, Tara Ghasempouri and Graziano Pravaddelli, U of Verona, IT

The Ψ-chart Design Approach in TTool/DIPLODOCUS: a Framework for Hw/Sw Co-Design of Data-Dominated Systems-on-Chip
P: Andrea Enrici | **A:** Ludovic Aprville, Daniel Camara and Renaud Pacalet, Télécom ParisTech, FR

ISP RAS Verification Tools: Integrated Approach to Hardware Verification at Unit and System Levels Based on Static and Dynamic Methods
P: Andrei Tatarnikov | **A:** Mikhail Chupilko, Alexander Kamkin, Artem Kotsynnyak and Sergey Smolov
¹Institute for System Programming of the Russian Academy of Sciences (ISP RAS), RU

HiPER-NIRGAM: A Tool Chain Based Framework for Modelling Thermal - Aware Reliability Estimation in 2D Mesh NoCs
P: Ashish Sharma¹ | **A:** Manoj Singh Gaur¹, Lava Bhargava¹, Vijay Laxmi¹ and Mark Zwolinski²
¹Malaviya National Institute of Technology, Jaipur, IN; ²U of Southampton, GB

Workcraft: Framework for interpreted graphs
P: Danil Sokolov, Newcastle U, GB

Designing and evaluating resource management policies for heterogeneous system architectures
P: Gianluca Durelli | **A:** Cristiana Bolchini, Antonio Miele, Gabriele Pallotta, Marcello Pogliani and Marco Santambrogio, Politecnico di Milano, IT

OSTC: Combining HIFSuite and SCNSL for smart device integration and simulation
P: Graziano Pravaddelli | **A:** Alessandro Danese, Franco Fummi, Valerio Guarnieri, Michele Lora, Graziano Pravaddelli and Francesco Stefanni, U of Verona, IT

Where is it? Find the code you are interested in!
P: Jan Malburg, U of Bremen, DE | **A:** Görschwin Fey, U of Bremen / German Aerospace Center, DE

Interactive Visualization of ESL Designs
P: Jannis Stoppe, U of Bremen, DE | **A:** Robert Wille and Rolf Drechsler, U of Bremen/DFKI GmbH, DE

XtSi: The 3-D electro-thermal simulator
P: Jürgen Scheible, Reutlingen U, DE
A: Carl Christoph Jung, Reutlingen U, DE

RSoc Framework: Framework for rapid prototyping of applications on reconfigurable SoCs
P: Korcek Pavol | **A:** Jan Viktorin, Vlastimil Kosar and Jan Korenek, Brno U of Technology, CZ

ISIS: Customizable Runtime Verification of Hardware/Software Virtual Platforms
P: Laurence Pierre | **A:** Martial Chabot, TIMA, FR

Real-time Multiprocessor compiler demo: Compiler for Real-Time Multiprocessor Systems with Shared Accelerators
P: Marco Bekooij, U of Twente, NL
A: Guus Kuiper, Stefan Geuns, Philip Wilmanns, Joost Hausmans and Marco Bekooij, U of Twente, NL

3D-COSTAR: Using 3D-COSTAR for 2.5D-/3D-SIC Cost Analysis
P: Mottaqiallah Taouil¹ | **A:** Mottaqiallah Taouil¹, Said Hamdioui¹ and Erik Jan Marinissen²
¹TU Delft, NL; ²IMEC, BE

AIDASoft: Analog IC Design Automation
P: Nuno Horta | **A:** Nuno Lourenço¹, Ricardo Martins¹, Ricardo Póvoa¹, António Canelas¹, Ricardo Lourenço² and Pedro Ventura²
¹Instituto de Telecomunicações/Instituto Superior Técnico, PT; ²Instituto de Telecomunicações, PT

ID.Fix: An EDA Tool for Fixed-Point Refinement of Embedded Systems
P: Olivier Sentieys² | **A:** Daniel Menard¹ and Nicolas Simon²
¹INSA Rennes, FR; ²INRIA, FR

VDA-ADMF: An Agile Migration Framework for Analog Layout Design
P: Po-Cheng Pan¹ | **A:** Ching-Yu Chin¹, Hung-Ming Chen¹, Tung-Chieh Chen², Jou-Chun Lin², Yi-Peng Weng³
¹National Chiao Tung U, TW; ²Synopsys Co., Ltd., TW; ³Taiwan Semiconductor Manufacturing Company, TW

EDA Prototypes

10:00	12:00	14:00	16:00
12:00	14:00	16:00	18:00
UB05	UB06	UB07	UB08

P: Presenter | A: Author

FLaRE: A Reconfiguration Aware Floorplanner
P: Riccardo Cattaneo | **A:** Marco Rabozzi and Marco Santambrogio, Politecnico di Milano, IT

Gesture Recognition based Robotic Embedded System
P: Seetal Potluri¹ | **A:** Ravindran Balaraman¹, Pradyot K. V. N.¹, Manimaran S. S.¹, Praharasan Raja¹, Anshul Bansal² and Abhishek Mehta²
¹IIT Madras, IN; ²Punjab Engineering College, IN

Functional ECO: An efficient rewiring enhanced functional ECO
P: Tak Kei Lam² | **A:** Xing Wei¹, Yi Diao¹, Tak Kei Lam² and Yu-Liang Wu¹
¹Easy-Logic Technology Limited, HK; ²The Chinese U of Hong Kong, HK

Interactive Visualization of ESL Designs
P: Jannis Stoppe, University of Bremen, DE
A: Robert Wille and Rolf Drechsler, U of Bremen/DFKI GmbH, DE

Hardware Design & Test Prototypes

10:00	12:00	14:00	16:00
12:00	14:00	16:00	18:00
UB05	UB06	UB07	UB08

P: Presenter | A: Author

STRNG: A Self-timed Ring based True Random Number Generator with Monitoring and Entropy Assessment
P: Abdelkarim Cherkaoui¹ | **A:** Laurent Fesquet¹, Viktor Fischer² and Alain Aubert²
¹TIMA, FR; ²LaHC, FR

A Framework for the Emulation and Prototyping of Nano-Photonic Optical Accelerators
P: Alberto Garcia-Ortiz² | **A:** Wolfgang Büter¹, A. Alf, S. Mahmood², S. Arefin², V. V. Parsi Sreenivas², M. Mike Bülters³ and R.-B. Bergmann³
¹Institute for Electrodynamics and Microelectronics Systems (ITEM), DE; ²U of Bremen, Physics/Electrical Engineering, DE; ³Bremer Institut für angewandte Strahltechnik GmbH, DE

An FPGA lab-on-chip: An Analysis Tool and Framework for Advanced Measurements and Reliability Assessments on Modern Nanoscale FPGAs
P: Petr Pfeifer, Technical U of Liberec, CZ

Reconfigurable FPGA-based non-intrusive BERT for production test
P: Sergei Odintsov | **A:** Artjom Jasnetski, Tallinn U of Technology, EE

Designing Electronics for Medical Applications

10:00	12:00	14:00	16:00
12:00	14:00	16:00	18:00
UB05	UB06	UB07	UB08

P: Presenter | A: Author

MAMMA: Speech Enhancement Demo exploiting MEMS Microphone Array for people with disabilities
P: Luca Fanucci¹ | **A:** Alessandro Palla¹, Luca Fanucci¹ and Roberto Sannino²
¹U of Pisa, IT; ²STMICROELECTRONICS, IT

Designing Electronics for the Internet of Things

10:00	12:00	14:00	16:00
12:00	14:00	16:00	18:00
UB05	UB06	UB07	UB08

P: Presenter | A: Author

Smart Cell Development Platform for Embedded Battery Management
P: Swaminathan Narayanaswamy¹ | **A:** Matthias Kauer¹, Sebastian Steinhorst¹, Martin Lukasiewicz² and Samarjit Chakraborty²
¹TUM CREATE, SG; ²TU Munich, DE

