Unison
Assembly Code Generation Using Constraint Programming

Roberto Castañeda Lozano¹, Gabriel Hjort Blindell², Mats Carlsson¹ and Christian Schulte²,¹

¹SCALE, SICS (Swedish Institute of Computer Science), Sweden  {rcas, matsc}@sics.se
²SCALE, School of ICT, KTH Royal Institute of Technology, Sweden  {ghb, cschulte}@kth.se

Code generation translates the intermediate representation of a program into assembly code for a particular hardware architecture. This translation has a critical impact on the quality of a compiler’s output. State-of-the-art compilers such as GCC and LLVM decompose code generation into multiple tasks (instruction selection, instruction scheduling and register allocation) and solve each task with heuristic algorithms. This scheme disregards the typically strong interdependencies among tasks and their combinatorial nature.

We demonstrate Unison – a simple, flexible and potentially optimal code generator based on a radically different scheme. In Unison, interdependent code generation tasks are translated into combinatorial problems and solved together with constraint programming, a modern combinatorial optimization method:

Unison’s combinatorial models capture a wide array of hardware architectures ranging from out-of-order, general-purpose to VLIW digital signal processors (DSPs). Ongoing experiments with MediaBench functions for Hexagon (a DSP ubiquitous in modern mobile platforms) show that Unison consistently improves the speed of the code generated by LLVM, sometimes by as much as 40%:

Unison reuses the state-of-the-art LLVM compiler infrastructure for the platform-independent compilation tasks and can be easily integrated into the regular LLVM toolchain as well as accessed from other compilers.

Further reading


This research has been partially funded by LM Ericsson AB and the Swedish Research Council (VR 621-2011-6229).