

# programme guide

Welcome	3
General Information	6
KEYNOTE SPEAKERS	4
Benedetto Vigna, STMicroelectronics, IT  Massoud Pedram, University of Southern California, US	
EXECUTIVE TRACK	7
Discussion Panels for Electronic Design Business Managers	
HIGH-PERFORMANCE	8
LOW-POWER COMPUTING	
ELECTRONIC TECHNOLOGIES	9
FOR SMART CITIES	
SPECIAL SESSIONS	10
Hot Topics, Panels, Embedded Tutorials	10
DATE 13 - AT A GLANCE	12
A brief overview of the event	
MONDAY TUTORIALS	17
Six half-day tutorials, five full-day tutorials	17
TECHNICAL SESSIONS	26
Full listing of DATE technical programme, special sessions	
AWARDS	26
DATE Awards Ceremonies	26
FRIDAY WORKSHOPS	102
Nine full-day workshops	
EXHIBITION PROGRAMME	124
Exhibitor list, Special Conference Sessions and Business Presentations in the Exhibition Theatre	
Detailed Index (inc. Committees and Site Plan)	130
•	

## welcome to DATE 13

#### Dear Colleague,

We proudly present to you the Advance Programme of DATE 13. DATE combines the world's favourite electronic systems design and test conference with an international exhibition for electronic design, automation and test, from system-level hardware and software implementation right down to integrated circuit design. DATE 2013 received 1002 paper submissions; an all-time high for DATE and a 9% increase over DATE'12. 829 of those submissions were eligible for review. DATE being a European conference, the largest share (43%) of those submissions came from Europe. However, with 26% of submissions from North-America, 25% from Asia, and 6% from the rest of the world, DATE clearly demonstrates its global reach and impact.



For the 16th successive year DATE has prepared an exciting technical programme, with the help of the 332members strong Technical Programme Committee, who dedicated their time to perform 3386 reviews (more than four per submission) and select 136 (=16.4%) "long", 70 (= 8.4%) "short", and 96 (= 11.6%) "interactive presentation" papers.

This year the conference will be held in France, at the Alpexpo in Grenoble and will span an entire working week starting on Monday March 18 with tutorials, and ending on Friday March 22 with workshops.

The plenary keynote speakers on Tuesday are Benedetto Vigna, Executive VP of ST Microelectronics to talk about 'Smart Systems for Internet of Things', and Massoud Pedram, Professor at the University of Southern California, to talk about 'Creating a Sustainable Information and Communication Infrastructure'. On the same day, the **Executive Track** offers a series of business panels discussing hot topics in design. To emphasise that DATE is the major event for the designers, DATE 13 features invited sessions where Europe's famous consumer industry presents its best designs and design practices.

The main conference programme from Tuesday to Thursday includes 77 technical sessions organised in parallel tracks from four areas:

- D Design Methods, Tools, Algorithms and Languages
- A Application Design
- T Test and Reliability
- E Embedded Software

Extra tracks are dedicated to the Executive Day on Tuesday and the two special days: "High-Performance Low-Power Computing" Day on Wednesday and "Electronic Technologies for Smart Cities" Day on Thursday.

There is a lunch-time Keynote on Wednesday by John Goodacre of ARM, who will talk on 'Energy-Efficient Computing'. A second Lunch-time Keynote on Thursday by Francesco Profumo, Italian Minister of Education, University, and Research, and Genevieve Fiorasa, French Minister for Higher Education and Research will be on "Smart Cities and Communities at the Regional, National, and European Levels". Additionally, there are 96 Interactive Presentations which are organised into five IP

#### sessions.

Finally, DATE offers a comprehensive overview of commercial design and verification tools in its exhibition including vendor seminars and abundant networking possibilities with fringe meetings.

We wish you a productive and exciting DATE 13 and a memorable social party on Wednesday evening.

DATE 13 General Chair Enrico Macii.

Politecnico di Torino, IT

DATE 13 Programme Chair Erik Jan Marinissen,

IMEC, BE

# plenary session

Tuesday, March 19, 2013, 0830 - 1030 Opening Address - Awards - Keynote Speakers

# first keynote address

## Smart systems for internet of things

#### Benedetto Vigna -Executive VP of STMicroelectronics, IT

Sensors add intelligence to systems which represent a broad class of devices incorporating functionalities like sensing, actuation, and control. They are the core of smart components and subsystems; then, the challenge in the realization of such smart systems goes beyond the design of



the individual components and subsystems and consists of accommodating a multitude of functionalities, technologies, and materials to play a key role to augment our daily life.

## second keynote address

## Creating a sustainable information and communication infrastructure

#### Massoud Pedram -Professor at University of Southern California, US

Modern society's dependence on information and communication infrastructure (ICI) is so deeply entrenched that it should be treated on par with other critical lifelines of our existence, such as water and electricity. As is the case with any true lifeline, ICI must be reliable, affordable, and sustainable. Meeting these requirements (especially sustainability) is a continued critical challenge, which will be the focus of my talk. More precisely, I will provide an overview of information and communication



technology trends in light of various societal and environmental mandates followed by a review of technologies, systems, and hardware/software solutions required to create a sustainable ICI.

# wednesday lunchtime keynote

Wednesday March 20, 2013, Room Oisans 1330 - 1400

## **Energy efficient computing**

John Goodacre, ARM, UK

Since the first mobile computer, power efficiency was a key measure for success. As the need for performance ever increases, the energy cost of performance has metric well beyond just the life of the battery in mobile. Energy efficiency is now the driver in most consumer products, the compute density of a server, and has become the primary limit in



the delivery of high performance. During this talk we will consider the various power related limitations of compute while discovering how the techniques and new capabilities introduced into mobile computing also bring the flexibility to address the limitations of the traditional computing approach.

# thursday lunchtime keynote

Thursday March 21, 2013, Room Oisans 1330 - 1400

## Smart Cities And Communities At The Regional, National And European Levels

Francesco Profumo,

Italian Minister of Education, University and Research

Genevieve Fioraso,

French Minister for Higher Education and Research

# general information

This printed programme is intended to provide delegates with an easy reference document during their attendance at DATE 13. Full General Information covering full technical programme details, conference registration costs and booking forms, hotel reservations and booking forms, travel to and in Grenoble, and social event details is available on the conference website - www.date-conference.com



# interactive programme on web

A fully interactive DATE 13 programme is available on the web – **www.date-conference.com** - where you will be able to view the entire detail of the programme and plan your attendance in advance.



#### venue

The Conference will take place from 18-22 March 2013 and the Exhibition from 19-21 March 2013 in Alpexpo, Avenue d'Innsbruck, Grenoble, France - www.alpexpo.com



## date party - wednesday

This year the DATE party will take place in the World Trade Center, Grenoble. The evening will feature a buffet style dinner with plenty of buffet points and drinks to accompany dinner. In an enjoyable atmosphere participants will have the opportunity to meet and mingle with their friends and colleagues. All conference attendees, users, vendors and their guests are encouraged to come to the party. Additional tickets for the full Evening Social Programme may be obtained for 75 Euros each (see website for booking forms). Entrance will be by ticket only, so please check that you receive the party ticket when you register.



## interactive presentations

Chair: Oliver Bringmann, FZI Karlsruhe, DE

Interactive presentations allow presenters to interactively discuss novel ideas and work in progress that may require additional research work and discussion, with other researchers working in the same area. Interested attendees can walk around freely and talk to any author they want in a vivid face-to-face format. The author may illustrate his work with a slide show on a laptop computer, a demonstration, etc. IP presentations will also be accompanied by a poster. Each IP will additionally be introduced in a relevant regular session prior to the IP Session in a one-minute presentation.

To give an overview, there will be one central projection displaying a list of all the presentations going on at the same time in the IP area.

Interactive Sessions will be held in the Exhibition Hall area in 30-minute time slots during coffee and exhibition breaks. Coffee and water will be available during the sessions.

# executive sessions - tuesday

#### Organiser:

Yervant Zorian, Synopsys, US

DATE 2013 will again feature an Executive Track of presentations by leading company executives representing a range of semiconductor manufacturers, EDA vendors, fables houses and IP providers. This one-day program will be held on Tuesday 19 March, the first day of the DATE conference immediately after the Opening Session and it will be comprised of three sessions where the executives will present their technical/business vision in this nanometer technology era. Each session will feature 3-4 executives and run in parallel to the technical conference tracks.

All three executive sessions will first provide each executive with a time-slot to present his/her vision, followed by a question and answer period to provide interaction with the attendees. The Executive Track should offer prospective attendees valuable information about the vision and roadmaps of their corresponding companies from a business and technology point-of-view.



# **EXECUTIVE SESSION -Advanced Technology Nodes:** Dependency on Collaboration - see page 27



**EXECUTIVE SESSION –** The Role of Prototyping in Today's SOCs see page 33



**EXECUTIVE SESSION -**Is Reusing Off-the-Shelf Semiconductor IP Possible Today see page 40

# special day - wednesday

Organiser: Ahmed Jerraya, CEA-Leti, FR

## **High-Performance, Low-Power Computing**

Energy-efficiency has played a key role in our lives thus allowing the emergence of new products such as mobile phones and digital TV and all other kinds of consumer products. The computing part determines the effectiveness of many, if not all, of these products. The main indicator of that effectiveness is energy-efficiency, i.e. having higher performance while lowering power consumption.

The environmental pressure is generating stringent constraints on computing systems where energy-efficiency needs to be improved by a factor 50 in the next five years. To reach this goal, system and architecture solutions need to be aligned with circuit and fabrication process solutions.

This special day brings together key actors from system, architecture, circuit and fabrication technologies to explore strategies for high-performance low-power computing.

Sessions listed at http://www.dateconference.com/conference/wednesday-special-day-sessions



**HOT TOPIC - System Approaches to Energy-Efficiency - see page 47** 



EMBEDDED TUTORIAL - HW-SW Architecture Approaches to Energy-Efficiency - see page 54



LUNCH-TIME KEYNOTE: High-Performance Low-Power Computing - see page 60



HOT TOPIC - Many-Core SoC Approaches to Energy-Efficiency see page 60



HOT TOPIC - Fabrication Technology Approaches to Energy-Efficiency - see page 68

# special day - thursday

Organiser:

Enrico Macii, Politecnico di Torino, IT

# **Electronic Technologies for Smart Cities**

Information and communication technologies, and in particular electronic technologies are the key enablers of the concept of smart city. Research and development activities on different components of a smart city are proliferating, and so are the funding initiatives at the national and international levels.

This Special Day features several technical sessions addressing different aspects of a smart city, ranging from Smart Grid and Buildings to Smart Data Centers, from Smart Health to Smart Mobility. The presentation of the most recent advances in the field of electronic solutions for smart cities is paired by a panel discussion on what are the implications in terms of research directions and policies that the broad theme of smart city can have on the electronic design community.

Sessions listed at http://www.date-conference.com/conference/thursday-special-day-sessions



HOT TOPIC: Smart Grid and Buildings - see page 74

**4**0.1

HOT TOPIC: Smart Data Centers
Design and Optimisation
- see page 82

#1.0 # LUNCH-TIME KEYNOTE: Electronic Technologies for Smart Cities - see page 88

#1.1

HOT TOPIC: Smart Health - see page 88

**12.1** 

SPECIAL DAY 2 - HOT TOPIC: Internet of Energy - Connecting Smart Mobility in the Cloud - see page 96

# special sessions

Special Sessions Chair: Nicola Nicolici, McMaster University, CA Zebo Peng, Linköping University, SE

The following 15 Special Sessions have been organised, which should prove to be of great general interest. **Panel Sessions** provide a forum in which motivated opinions on a controversial issue are discussed. The 'trend setters' are given a time-slot to present their views, which are then subjected to critical appraisal from the audience. **Hot Topic** sessions give technical information about emerging new topics and provide a good overview and technical insight. Presenters are leading experts in the field. They present their view on the relevant issues and their importance for research and development. **Embedded Tutorials** give an insight of relevant topics usually starting from an introductory base.

2.6 HOT TOPIC: Reliability Challenges of Real-time Systems in Forthcoming Technology Nodes

Organisers: Said Hamdioui - Delft University of Technology, NL Dimitris Gizopoulos - University of Athens, GR

2.8 HOT TOPIC: IP Subsystems: The next productivity wave?

Organisers: Wido Kruijtzer - Synopsys, NL

Luciano Lavagno - Politecnico di Torino, IT

3.2 PANEL: The Heritage of Mead & Conway: What Has Remained the Same, What Was Missed, What Has Changed, What Lies Ahead
Organiser: Marco Casale-Rossi - Synopsys, US

3.8 HOT TOPIC: Design for Variability, Manufacturability, Reliability, and Debug: Many Faces of the Same Coin?
Organiser: Vikas Chandra - ARM, US

4.3 EMBEDDED TUTORIAL: Reliability Analysis Reloaded: How Will We Survive?

Organisers: Goerschwin Fey - University of Bremen, DE

Matteo Sonza Reorda - Politecnico di Torino, IT

4.7 HOT TOPIC: Security Challenges in Automotive Hardware/Software Architecture Design

Organiser: Samarjit Chakraborty - TU Munich, DE

5.2 PANEL: Can Energy Harvesting Deliver Enough Power for Automotive Electronics?

Organisers: Tom Kazmierski - University of Southampton, UK Christoph Grimm - TU Kaiserslautern, DE

6.2 HOT TOPIC: Emerging Nanoscale Devices: A Booster for High Performance
Computing
Organisers: Pierre-Emmanuel Gaillardon - EPFL, CH

Giovanni De Micheli - EPFL, CH

6.6 HOT TOPIC: Energy-Efficient Design and Test Techniques for Future Multi-Core Systems
Organiser: Krishnendu Chakrabarty - Duke University, US

7.7 EMBEDDED TUTORIAL: From multi-core SoC to scale-out processors
Organiser: Marcello Coppola – ST Microelectronics, FR

8.8 HOT TOPIC: Countering Counterfeit Attacks on Micro-Electronics

Organisers: Erik Jan Marinissen - IMEC, BE Ingrid Verbauwhede - KU Leuven, BE

10.2 EMBEDDED TUTORIAL: On the use of GP-GPUs for accelerating computing intensive EDA applications

Organiser: Franco Fummi - University of Verona, IT

10.8 PANEL: Will 3D-IC Remain a Technology of the Future... Even in the Future?

Organiser: Marco Casale-Rossi - Synopsys, US

11.8 EMBEDDED TUTORIAL: Advances in Asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools
Organiser: Pascal Vivet - CEA-LETI, FR

12.8 EMBEDDED TUTORIAL: Closed-Loop Control for Power and Thermal Management in Multi-core Processors: Formal Methods and Industrial Practice

Organiser: Ibrahim Elfadel - Masdar Institute of Science and Technology, AE

# event overview

# MONDAY

**Educational Tutorials** Welcome Reception



### **TUESDAY**

Technical Conference and Exhibition Day 1

Vendor Exhibition

**Exhibition Theatre** 

Opening Plenary, Awards and Keynote Addresses

**Executive Sessions** 

Evening Reception sponsored by the City of Grenoble



Technical Conference and Exhibition Day 2

Vendor Exhibition

**Exhibition Theatre** 

Special Day 1: High-Performance Low-Power Computing **DATE Party** 

## **THURSDAY**

Technical Conference and Exhibition Day 3

Vendor Exhibition

**Exhibition Theatre** 

Special Day 2: Electronic Technologies for Smart Cities

## **FRTDAY**

Special Interest Workshops

# CONTACTS

#### **DATE Event Secretariat**

European Conferences

3 Coates Place

EDINBURGH EH3 7AA

United Kingdom

Tel: +44 131 225 2892 Fax: +44 131 225 2925

#### Conference and Speaker Enquiries

Email: conference-management@date-conference.com

#### **Exhibitor and Exhibition Enquiries**

Email: exhibition-management@date-conference.com









# monday 18 march

M	IU		<b>I ⊁</b> A \	Y		011	uay 10	
		G (Room – Bayard)	Design Methodologies For Adaptive Circuits And Systems					
		F (Room – Stendhal)	Post-Siliton Validation: Old Challenges and New Solutions					
		C (Room - Chartreuse)	E-Health: Systems, Components, Technologies	H1 (Room – 7 Laux 4)	Mixed-Signal Dff & Bist: Trends, Principles, And Solutions	H2 (Room – 7 Laux 4)	Beyond Dft The Convergence Of Dfm, Variability, Yield, Diagnosis And Reliability	
) WELCOME REFRESHMENTS	.unch, 1600-1630 Afternoon.	B (Room – Les Bans)	Advanced Techniques For Power-Aware System-Level Prototyping	E1 (Room – Meije 3)	Assertion Based Verification: A Common Verification Infrastructure For Soc And Embedded Software	E2 (Room – Meije 3)	Design And Verification Of Embedded Systems From Natural Language Descriptions	
TUTORIAL REGISTRATION AND WELCOME REFRESHMENTS	rs 1100-1130 Morning, 1300-1430 Lunch, 1600-1630 Afternoon.	A (Room - Belle-Etoile)	Design Automation Of Electronic Systems: Past Accomplishments And Challenges Ahead - A Tribute To Robert Brayton	D1 (Room – Meije 2)	Digital Microfluidic Biochips: Towards Hardware/Software Co-Design And Cyberphysical System Integration	D2 (Room – Meije 2)	Hardware Security And Trust	

Welcome Reception

# REGISTRATION & SPEAKERS' BREAKFAST B

3	U.SO. HEGIOTICAL ON EXPERIENCE DIESTA POLICIES DE CARROLLES CARROLLES CARROLLES CARROLLES DE CARROLLES CAR	of Existing Different			K, 1900 1 190 Editoli, 10		(1000 1000 1)	
0830	0830 1.1 PLENARY: OPENING, AWARDS PRESENTATION AND KEYNOTE ADDRESSES, Auditorium Dauphine	ENING, AWARDS PRE	SENTATION AND KEY	NOTE ADDRESSES, 1	Auditorium Dauphine			
	SPECIAL TRACK	DESIGN	DESIGN	DESIGN	APPLICATIONS	TEST & RELIABILITY	EMBEDDED SOFTWARE EXHIBITION THEATRE	EXHIBITION THEATRE
	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse Room - Meije	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
1130 1300	2.1 EXECUTIVE SESSION - Advanced Technology Nodes: Dependency on Collaboration	2.2 Acceleration and Verification of ESL and Analog Systems	2.3 Energy Optimization in Multi-core Systems	2.4 Memory and Cache Architectures	2.5 Communications, Multimedia, and Consumer Electronics	2.6 HOT TOPIC: Reliability Challenges of Real-time Systems in Forthcoming Technology Nodes	2.7 TOPIC. Safety Critical Real-Time Probustrems. The next Systems productivity wave?	2.8 HOTTOPIC: IP Subsystems: The next productivity wave?
1200	1300-1400 Auditorium Daunkina 2 0 Snacial Liurch-Tima Socciore Geanable Frosuctson to Provide Senirondurtor Alternative Provess for Advanced (MNS	um Daunhine: 3 O Snecia	Unnch-Time Session: Gre	noble Fossystem to Provi	de Semiconductor Alterna	tive Process for Advance	LUMOS	

tuesday 19 march

	I
2	
SWO	
=	
ĕ	
ä	
€	
ĪĀ	
9	
SS	
೮	
은	
ve Process fo	
≘	
rnati	ŀ
₩	
=	
ಕ	
킁	
onducto	
Ë	
e	
S S	
cosystem to Provide Semicond	ļ
8	
≎	
Ε	
뜷	
Š	
வ	
ă	
2	
ē	
5	
SS	
ime Session: Gre	
يو	
Ε.	
Ē	
Ξ	
ᇹ	١
Ğ	
ğ	
0	
m	
nine: 3.0 Special Lu	
_	
=	
ᇤ	
m m	
m m	
um Daupl	
rium Daupl	
rium Daupl	
rium Daupl	
rium Daupl	
rium Daupl	
rium Daupl	
rium Daupl	
rium Daupl	
um Daupl	
1300-1400, Auditorium Daupl	
1300-1400, Auditorium Daupl	
1300-1400, Auditorium Daupl	
rium Daupl	

	Room – Oisans	Room – Belle-Etoile	Room - Stendhal	Room – Chartreuse Room - Meije		Room – Bayard	Room – Les Bans	Room - Lesdigiuere
1430 3.1 to EXEC 1600 in T	1430 3.1 to EKEUTIVE SESSION - The Role of Prototyping 1600 in Today's SOCs	3.2 PANEL: The Heritage of Mead & Conway	3.3 Addressing Process and Delay Variation in High- Level Synthesis	3.4 Bironarchitectural Frency Efficient Mobile Ferhriques for Reliability Systems		3.6 Dealing with Timing Variation in Advanced Technologies	3.7 Timing Analysis	3.8 HOTTOPIC: Design for Variabil: Manufacturability, Reliability, and Del
	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiuere
1700 4 to EX 1830 Se po	4.1 EXECUTIVE SESSION - Is reusing off-the-shelf Semiconductor IP possible today?	4.2 The Quest for Better Nocs EMBEDDE TUTORIAL: Reliability Analysis Reloaded: How Will We		4.4 Emerging Solutions to Manage Energy/Performance Trad-Offs Along the Memory Hierarchy	4.4 4.5 4.5 4.5 4.5 4.5 4.6 4.6 4.6 4.6 4.6 4.6 4.7 HOTTOPIC. Benice Independent of Protection and Memory Herarchy Memory Herarchy	4.6 New Techniques for Test Pattern Generation	4.7 HOT TOPIC: Security Challenges in Automotive Hardware/Software Architecture Design	4.8 EXHIBITION Th Testimonials
			:					

Evening Reception sponsored by the IEEE Council on EDA

# wednesday 20 march

SPECIAL TRACK   DESCRIVE   DESC	0220	REGISTRATION &	IN & SPEAKERS' BREAKFAST	BREAKS	1100 Exhibition Breal	1000-1100 Exhibition Break, (1000-1030 IP2), 1230-1340 Lunch, 1600-1700 Exhibition Break (1600-1630 IP3)	0-1340 Lunch, 1600-170	00 Exhibition Break (1	1600-1630 IP3)
Room - Disans   Room - Belle-Etoile   Room - Stendhal   Room - Chartgase   Room - Heige   Room - Bayard   Room - Les Bans		SPECIAL TRACK	DESIGN		DESIGN	APPLICATIONS	TEST & RELIABILITY	EMBEDDED SOFTWARE	EXHIBITION THEATRE
Standard		Room – Oisans	Room – Belle-Etoile	Room - Stendhal		Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
Room - Disans   Room - Belle-Etoile   Room - Chartigue   Room - Chartigue   Room - Meije   Room - Bayard   Room - Les Bans	00 00	5.1 SPECIAL DAY 1 HOT TOPIC - System Approaches to Energy-Efficiency	5.2 PANEL - Can Energy Harvesting Deliver Enough Power for Automotive Electronics?		5.4 Novel Approaches for Real-Time Architectures	5.5 Error-Aware Adaptive Modem Computing Architectures		5.7 Compilers and Software Synthesis for Embedded Systems	EXHIBITION OPENS AT 1000
6.1 SPECIAL DAY 1.  ENERGING UNDOLLI- ENERGING BROWN 1.  ENERGING UNDOLLI- ENERGING ENERGING SPECIAL DAY Architectures  Architectures  Computing  Room - Bette-Etoile  Room - Bette-Etoile  Room - Bette-Etoile  Room - Bette-Etoile  Room - Stendhal  Architectures  Room - Bayard  Architectures and Settle Room - Bayard  Architectures  Room - Bayard  Architectures  Room - Bayard  Architectures  Agorithms and Models  Room - Stendhal  Room - Bayard  Room - Bayard  Room - Les Bans  Room - Bayard  Room - Les Bans  Room - Bette-Etoile  Room - Stendhal  Room - Bayard  Room - Bayard  Room - Bayard  Room - Les Bans  Room - Bayard  Room - Bayard  Room - Bayard  Room - Bayard  Room - Les Bans  Room - Bayard  Room - Les Bans  Room - Bayard  Room - Les Bans  Room - Bayard  Room - Les Bans  Room - Bayard  Room - Bayard  Room - Bayard  Room - Bayard  Room - Room - Bayard  Room - Bayard  Room - Bayard  Room - Bayard  Room - Room - Bayar		Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
1330-1400, Room Oisans: 7.0 Special Day 1 Lunch-Time Keynote: Energy-Efficient Computing   Room - Oisans   Room - Balle-Etoile   Room - Standard   Room - Charteuse   Room - Charteuse   Room - Charteuse   Room - Bayard   Room - Les Bans   Room - Oisans   Room - Oisans   Room - Oisans   Room - Oisans   Room - Stendard   Room - Charteuse   Room - Charteu	3 0 6	6.1 SPECIAL DAY 1 - EMBEDDED TUTORIAL - HW-SW Architecture Approaches to Energy- Efficiency	6.2 HOT TOPIC - Emerging Nanoscale Devices: A Booster for High Performance Computing		6.4 Design Space Exploration for Application Specific Architectures	6.5 Reliable Multi-Processor Computing Systems Design	6.6 HOT TOPIC - Energy-Efficient Design and Test Techniques for Future Multi-Core Systems	6.7 Model-Based Design and Verification for Embedded Systems	6.8 EXHIBITION THEATRE: Silicon Europe – Leading European Regions Join Forces
Room – Oisans         Room – Selde-Exoile         Room – Stendhal         Room – Chartrage         Room – Bayard         Room – Les Bans           7.1 SPECIAL DAY 1         7.2 SPECIAL DAY 1         7.4 SPECIAL DAY 1         7.6 Exclusions of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.6 Experiment of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.6 Exclusions (Memory 2 of Approaches 2         7.6 Exclusions (Memory 2 of Approaches 2         7.6 Experiment (Memory 2 of Approaches 2         7.6 Exclusions (Memory 2 of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.6 Exclusions (Memory 2 of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.6 Exclusions (Memory 2 of Approaches 2         7.7 SPECIAL SESSION (Memory 2 of Approaches 2         7.6 Exclusions (Memory 2 of Approaches 2         7.7 SPECIAL SESSION (Memory 2	8		sans: 7.0 Special Day 1 L	unch-Time Keynote: Energ	y-Efficient Computing				
7.1 SPECIAL DNY 1 7.2 PECIAL LOW 1 1.2 SPECIAL LOW 1 1.2 SPECIAL SESSION Emerging Memory 1.2 FELTAL DNY 1 2.2 SPECIAL LOW 1 1.2 SPECIAL SESSION Emerging Memory 1.2 FELTAL SIGNAL Emerging Memory 1.2 FELTAL SIGNAL Emerging Memory 2.2 FELTAL DNA 1.2 SPECIAL LOW 1.2 SPECIAL	8	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room - Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
Room – Oisans         Room – Belte-Etoile         Room – Stendhal         Room – Chartrage         Room – Meije         Room – Beyard         Room – Les Bans           8.1 SPETAL DAY I.         8.2 HOT TOPIC – Rabication         8.6 S. Fabrication         8.6 S. Fabrication         8.7 Monitoring and Control of Physical Systems           Periodogy Approaches to Embedded Systems         Enchniques         High-Speed Robust NoCs Industrial Experiences         Industrial Experiences Industrial Experiences         DFT Methods (Systems Industrial Experiences Industrial Experienc	e e e	7.1 SPECIAL DAY 1 HOT TOPIC - Many-Core SoC Approaches to Energy-Efficiency	7.2 Formal Verification Algorithms and Models		7.4 Emerging Memory	7.5 Energy-efficient architectures and software design for power- constrained systems	7.6 On-Line Approaches Towards Processor Resilience	7.7 SPECIAL SESSION EMBEDDED TUTORIAL: From multi-core SoC to scale-out processors	
8.1 SPECAL DN'1 8.2 8.3 8.3 8.4 Might-Speed Robust NoCs Indistrial Experiences OFT Methods Northcring and Control of Finencial Control of Englishment	1	Room – Oisans	Room – Belle-Etoile	Room - Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
	3 6		8.2 Scheduling for Real-Time Embedded Systems	8.3 Logic Synthesis Techniques	8.4 High-Speed Robust NoCs	ial Experiences ibedded System	8.6 DfT Methods	8.7 Monitoring and Control of Cyber Physical Systems	8.8 HOT TOPIC: Countering Counterfeit Attacks on Micro- Electronics

0220	REGISTRATION &	REGISTRATION & SPEAKERS' BREAKFAST BREAKFAST 0000-1100 Exhibition Break, (1000-1030 IP4), 1230-1400 Lunch, 1530-1600 Break (1530-1600 IP5)	ST BREAKS 1000-	1100 Exhibition Break	c, (1000-1030 IP4), 1230	)-1400 Lunch, 1530-160	10 Break (1530-1600 II	P5)
	SPECIAL TRACK	DESIGN	PISTGN	DESIGN	DESIGN	TEST & RELIABILITY	EMBEDDED SOFTWARE	EXHIBITION THEATRE
	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
0830 1000	9.1 SPECIAL DAY 2 - HOT TOPIC: Smart Grid and Buildings	9.2 System-Level Analysis and Simulation	9.3 Thermal/Power Management Techniques for Energy-Efficient Systems	9.4 Emerging Architectures	9.5 Manufacturing and Design Security	9.6 Improving IC Quality and Lifetime Though Advanced Characterisation	9.7 Design and Scheduling	EXHIBITION OPENS AT 1000
	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
1100 to 1230	10.1 SPECIAL DAY 2 - HOT TOPIC: Smart Data Centers Design and Optimisation	10.2 EMBEDDED TUTORIAL: On the use of GP-GPUs for accelerating computing intensive EDA applications	10.3 Thermal Analysis and Power Optimisation Techniques	10.4 Abstraction Techniques and SAT/SMT-Based Optimisations	10.5 Design and Verification of Mixed-Signal Circuits	10.6 On-Line Testing Techniques	10.7 Embedded Software for Many-Core Architectures	10.8 PANEL: Will 3D-IC Remain a Technology of the Future Even in the Future?
1330	1330-1400, Room Oisans	1330-1400, Room Oisans: 11.0 Special Day 2 Lunch-Time Keynote: SMART CITIES AND COMMUNITIES AT THE REGIONAL, NATIONAL AND EUROPEAN LEVELS	ch-Time Keynote: SMART (	CITIES AND COMMUNITIES	, AT THE REGIONAL, NATIO	INAL AND EUROPEAN LEV	ELS	
Ş	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
1400 to 1530	11.1 SPECIAL DAV 2 - HOT TOPIC: Smart Health	11.2 High-Level Synthesis and Coarse-Grained Reconfigura ble Architectures	11.3 Efficient NoC Routing Mechanisms	11.4 System-Level Modelling for Physical Properties	11.5 Energy Challenges for Multi-Core and NoC Architectures	11.6 Modelling and Design for Signal and Power Integrity	11.7 Powerful Aging	11.8 EMBEDDED TUTORIAL: Advances in Asynchronous logic
2	Room – Oisans	Room – Belle-Etoile	Room – Stendhal	Room – Chartreuse	Room - Meije	Room – Bayard	Room – Les Bans	Room - Lesdigiueres
to 1730	12.1 SPECIAL DAY 2 - HOT TOPIC: Internet of Energy - Connecting Smart Mobility in the Cloud	12.2 Methodologies to Improve Yield, Reliability and Security in Embedded Systems	12.3 NoC Mapping and Synthesis	12.4 Emerging Logic	12.5 Emerging Technology Architectures for Energy- Efficient Memories	12.6 Clock Distribution and Analogue Circuit Synthesis	12.7 Physical Design	12.8 EMBEDDED TUTORIAL: Closed-Loop Control for Power and Thermal Management

thursday 21 march

# friday 22 march

BREAK	BREAKS Please see individual workshop programmes for lunch and break times	p programmes for lunch and break	times			T
	Room – Meije 2	Room – Stendhal	Room – Oisans	Room – Chartreuse	Room – Bayard	U
0830 W1 T0 ESCI 1700 Veri	W4  W5  W5  W6  W6  W6  W6  W6  W6  W6  W6	W2  14 RIF Workshop - Towards Standards for Specifying and Modeling the Reliability of Complex Electronic Systems	W3 International Workshop on Neuromorphic and Brain- Based Computing Systems (NeuComp 2013)	W4 Platform 2012 / STHORM embedded many- core acceleration	W5 3D Integration - Applications, Technology, Architecture, Design, Automation, and Test	<i>†</i> \
	Room – Berlioz	Room – Les Bans	Room – Belle-Etoile	Room – Meije 3		
0830 TO 1700	0830 W6 TO Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications	W7 Reconfigurable Computing V2.0: The Next Generation of Technology, Architectures and Design Tools	W7 Reconfigurable Computing V2.0: The Next Workshop on Industry-Driven Approaches Generation of Technology, Architectures for Cost-effective Certification of Safety- and Design Tools Critical, Mixed-Criticatity Systems (WICERT)	W9 International Workshop on Software Approaches to Resitient System Design		

**WORKSHOP REGISTRATION & WELCOME REFRESHMENTS** 

## tutorials

#### Organiser: Franco Fummi, Verona U, IT

Eleven pre-conference tutorials will be given on Monday. Five are full-day tutorials (A, B, C, F and G). Six are half-day tutorials, three to be given in the morning (D1, E1, and H1) and three in the afternoon (D2, E2, and H2). A participant should enroll for either one full-day tutorial or one morning and/or one afternoon half-day tutorial (it is possible to attend for a morning or afternoon only in the case of the half-day tutorials). Combination of a full-day tutorial with a half-day tutorial is not allowed. Additional tutorial information can be found on the web – www.date-conference.com.

The titles, organisers, speakers, and abstracts of the tutorials are given below:

#### 0930

#### FULL-DAY TUTORIALS - A, B, C, F and G

#### A (Room - Belle-Etoile)

DESIGN AUTOMATION OF ELECTRONIC SYSTEMS:
PAST ACCOMPLISHMENTS AND CHALLENGES AHEAD A TRIBUTE TO ROBERT BRAYTON

Organiser: Tiziano Villa, Università di Verona, IT

Speakers:

Jacob White, MIT, US

Jaijeet Roychowdhury, University of California at Berkeley, US

Masahiro Fujita, University of Tokyo, JP

Jordi Cortadella, Universitat Politecnica de Catalunya, ES

Victor Kravets, IBM, US

Rajeev Murgai, Synopsys, IN

Igor Markov, University of Michigan, US

Ken McMillan, Microsoft, US

Sanjit Seshia, University of California at Berkeley, US

Giovanni De Micheli, Ecole Polyt. de Lausanne, CH

Douglas Densmore, Boston University, US

Rupak Majumdar, University of California at LA, US

Alexandre Petrenko, CRIM, CA

Luca Carloni, Columbia University, US

Alberto Sangiovanni-Vincentelli, University of California

at Berkeley, US

Robert Brayton, University of California at Berkeley, US

This tutorial brings together world-wide experts in Computer-Aided Design of Electronics Systems to assess past successes and present challenges in electronic design automation (EDA). This event will celebrate the scientific contributions of Prof. Robert Brayton who has been since many decades a major driving force for all fields of EDA in industrial and academic research. Prof. Brayton, who is still an active researcher at UC Berkeley, will turn eighty in 2013. The tutorial will be a unique opportunity for the EDA community to get a perspective on the major directions of development, past and future.

#### B (Room - Les Bans)

# ADVANCED TECHNIQUES FOR POWER-AWARE SYSTEM-LEVEL PROTOTYPING

Organiser: Frank Oppenheimer, OFFIS, DE

Eugenio Villar, Universidad de Cantabria, ES

Adam Morawiec, ECSI, FR Philipp A. Hartmann, OFFIS, DE

Speakers: Eugenio Villar, Universidad de Cantabria, ES

Davide Quaglia, EDALab, IT Emmanuel Vaumorin, Magillem, FR

Francisco Ferrero, GMV AD, ES

Carlo Brandolese, Politecnico di Milano, IT Philipp A. Hartmann, OFFIS, DE

Philipp A. Hartmann, OFFIS, DE Sara Bocchio, STMicroelectronics, IT

In the design of embedded systems extra-functional properties like timing and power need to be considered during the entire design process. Often these properties can only be estimated after manually implementing a design for a certain target platform and using component-level timing and power analysis tools. At the same time, exploration, analysis, and optimization of embedded applications running on today's platforms require fast and early virtual system models enabling the consideration of extra-functional properties under real-world application scenarios.

With a group of experts from industry and academia, the tutorial discusses the major challenges and presents novel and innovative research results including tool support to create timing and power-aware Virtual Platforms. In this context, the following key aspects are covered:

- Model-driven design and automatic platform performance and power model synthesis, enabling early design space exploration,
- efficient application mapping onto resource-constrained platform models,
- early and automatic timing and power estimation for embedded software and custom hardware components, suitable for integration into Virtual Platform models,
- RTL-to-TLM re-synthesis and abstraction of timing and power properties, suitable for integration into Virtual Platform models

The presentations will be accompanied by concrete tool introductions and demonstrations, showing how the presented concepts support improvement of today's state-of-the-art system-level design flows.

#### C (Room - Chartreuse)

#### E-HEALTH: SYSTEMS, COMPONENTS, TECHNOLOGIES

Organiser: Giovanni De Micheli,

EPFL, CH

Speakers:

Rudy Lauwereins, IMEC, BE Giovanni De Micheli, EPFL, CH Carlotta Guiducci, EPFL, CH

Benedetto Vigna, STMicroelectronics, IT

Sven Ingebrandt, University of Kaiserslautern, DE Wayne Burleson, University of Massachusetts, US

\*

There is a rapid growth of the electro-medical sector and a shortage of engineers and designers who can seize this opportunity. As mass production of standard electronic components is shifting to Asia, it is important for the European Industries and Universities to explore alternative use of silicon. Indeed, the use of silicon interfaces to living matter opens unforeseeable horizons and markets. New electronic systems for diagnostics and care are changing the practice of health management, opening the door to personalized medicine as well as to support for remote care of chronic patients.

This tutorial starts with a survey of the field and the motivations to develop biomedical electronic system. It will be followed by a survey of biosensing methods, for both diagnostics and implants in humans. Whereas the first two presentations will cover system and methodological aspects, the following two will focus on technology, and in particular on silicon technologies for sensing and on biosensor design. The final presentation will return to system aspects with a presentation of security features as a key design problem.

#### F (Room - Stendhal)

# POST-SILICON VALIDATION: OLD CHALLENGES AND NEW SOLUTIONS

Organisers: Valeria Bertacco, University of Michigan, US

Amir Nahir, IBM, IL

Speakers: Rand Gray, Intel Corp, US

Valeria Bertacco, University of Michigan, US

Sharad Malik, Princeton University, US

Wisam Kadry, IBM, IL

Taking complex designs, such as microprocessors, from design to manufacturing requires both pre-silicon and post-silicon validation efforts. Because modern designs are extremely complex, pre-silicon verification methods are no longer sufficient to guarantee a correct design. Therefore, a growing portion of the verification effort is shifting to the post-silicon phase, after the first few silicon prototypes become available. While post-silicon validation benefits from extremely high execution performance compared to pre-silicon simulation, major challenges are posed by the limited controllability and observability of internal circuit nodes, as well as the very long error traces generated. Increasing amounts of functionality and IP components integrated into a single chip exacerbate these issues significantly.

Compounding these issues are the ever-increasing speeds of high speed system level signaling schemes, which, in turn, drive up analog circuit complexity in silicon. Moreover, memory subsystem architecture continues to increase in complexity to keep up with power and performance targets.

This tutorial will provide an overview of the validation challenges that are specific to the post-silicon domain. It will then discuss strategies and methods used in the industry to expose, locate and debug the different classes of silicon bugs (functional, electrical and manufacturing errors). The discussion will also reference specific experiences and design case studies to which the techniques presented have been applied. We will also provide a forward-looking perspective regarding emerging solutions in silicon debug, based on recent academic research. The discussion will focus primarily on the post-silicon validation of complex processors, since this is a market segment where post-silicon validation is widely deployed; however, many of the solutions are suitable for digital designs in general.

#### G (Room - Bayard)

# DESIGN METHODOLOGIES FOR ADAPTIVE CIRCUITS AND SYSTEMS

Organiser: Saibal Mukhopadhyay,

Georgia Institute of Technology, US

#### Speakers:

Saibal Mukhopadhyay, Georgia Institute of Technology, US Abhijit Chatterjee, Georgia Institute of Technology, US Sudhakar Yalamanchili, Georgia Institute of Technology, US Arijit Raychowdhury, Georgia Institute of Technology, US

CMOS technology scaling along with the resulting large variability of circuit performance metrics in the presence of manufacturing process variations has made post-silicon and dynamic adaptation/tuning almost a necessity for nanometer scale silicon technologies. Currently, circuits and systems are designed to tolerate worst-case process corners and worst case operating conditions (e.g. worst case voltage and temperature conditions). The traditional design approach of excessively guard-banding the products results in unacceptable powerperformance-vield tradeoffs as technology moves to 10nm nodes. The preceding challenge has led to significant research and development in designing circuits that are "self-aware" and can adapt to process (static) and environmental (dynamic) variations to minimize quardbanding and hence reduce power while maintaining desired yield and reliability. Such self-awareness involves incorporation of on-chip and on-line characterization static/dynamic variations using sensors and/or built-in test/diagnosis and performing on-line tuning/adaptation. The adaptation methodologies are different at the circuit and system levels. Likewise the digital and mixed-signal systems have different challenges for adaptation. This tutorial will provide a broad perspective of the emerging trend of adaptive circuits and systems for next generation electronics; summarize recent results obtained in this area; and points to directions for future work. First, the tutorial will discuss the circuit level techniques for adaptations including on-chip sensors. The advancements in the adaptive logic and memory circuits will be presented. Next, the tutorial will discuss the challenges in designing adaptive digital systems focusing on the architecture level adaptation. Special emphasis will be given in illustrating the need for innovative modeling and simulation methodologies required to design adaptive architectures. Finally, the tutorial will summarize recent results obtained in the design of selfaware wireless communications systems to illustrate the challenges and methodologies for adaptive mixed-signal systems.

A full-day tutorial is proposed to cover the different aspects of adaptive systems spanning different levels of design abstractions – from circuits to micro-architecture, and different types of circuits – logic, memory, and RF subsystems. The coverage of all these various aspects in a single tutorial will provide the audience a broad perspectives of the very important topic of adaptive systems.

#### 0930

#### HALF-DAY TUTORIALS - D1, E1, H1

D1 (Room - Meije 2)

DIGITAL MICROFLUIDIC BIOCHIPS: TOWARDS
HARDWARE/SOFTWARE CO-DESIGN AND CYBERPHYSICAL
SYSTEM INTEGRATION

Organiser: Krishnendu Chakrabarty, Duke University, US

Speakers: Tsung-Yi Ho, National Cheng Kung Univ., TW Krishnendu Chakrabarty, Duke University, US

This tutorial will first provide an overview of typical biomolecular applications (market drivers) such as immunoassays, DNA sequencing, clinical chemistry, etc. Next, microarrays and various microfluidic platforms will be discussed.

The second part of the tutorial will focus on electrowetting-based digital microfludic biochips. The key idea here is to manipulate liquids as discrete droplets. A number of case studies based on representative assays and laboratory procedures will be interspersed in appropriate places throughout the tutorial. Basic concepts in microfabrication techniques will also be discussed.

Attendees will next learn about CAD, design-for-testability, and reconfiguration aspects of digital microfluidic biochips. Synthesis tools will be described to map assay protocols from the lab bench to a droplet-based microfluidic platform and generate an optimized schedule of bioassay operations, the binding of assay operations to functional units, and the layout and droplet-flow paths for the biochip. The role of the digital microfluidic platform as a "programmable and reconfigurable processor" for biochemical applications will be highlighted. Sensor integration, and cyberphysical integration using low-cost sensors and adaptive control software will be highlighted. Reconfiguration techniques will be presented to easily bypass faults once they are detected. The problem of mapping a small number of chip pins to a large number of array electrodes will also be covered. With the availability of these tools, chip users and chip designers will be able to concentrate on the development and chip-level adaptation of nanoscale bioassays (higher productivity), leaving implementation details to CAD tools.

Earlier offerings of this (and similar) tutorials covered technology aspects, initial work on CAD algorithms and test solutions. This tutorial will, for the first time, include sensor integration, cyberphysical adaptation and hardware/software co-design for biochemistry-on-a-chip, error recovery, and dynamic reconfiguration.

#### E1 (Room - Meije 3)

# ASSERTION BASED VERIFICATION: A COMMON VERIFICATION INFRASTRUCTURE FOR SOC AND EMBEDDED SOFTWARE

Organiser: Masahiro Fujita, University of Tokyo, JP Graziano Pravadelli, Università di Verona, IT

Speakers: Giuseppe Di Guglielmo, Columbia University, US

Masahiro Fujita, University of Tokyo, JP Cristina Marconcini, STM Product, IT Graziano Pravadelli, Università di Verona, IT

#### MONDAY

Model driven design and virtual prototyping are pushing more and more towards the convergence between HW design and embedded SW development. However, the adoption of HW/SW unrelated verification approaches tends to increase both the verification time and the risk of bug escaping at the HW/SW frontier. In this context, assertion-based verification (ABV) is a promising approach for SoC as well as of embedded software. However, some practical aspects still prevent industries from definitely including ABV in their design process. Among the most relevant issues we can cite: (i) the difficulty of writing a complete and signification set of assertions, which really reflects the intent described in the test plan, and (ii) the lack of a design methodology for embedded SW development and FPGA prototyping, which easily enables dynamic ABV. For these reasons someone thinks ABV requires a too strong formal background to writing assertions, while others believe ABV mandatory needs the use of formal tools that cannot easily handle neither large SoC descriptions, nor complex embedded SW implementations. This halfday tutorial is intended to controvert such beliefs.

The first part introduces ABV and, particularly, the Property Specification Language for assertion definition.

The second part deals with basic and advanced ABV methods based on static and dynamic analysis targeting HW designs including SoC. This covers automatic generation of assertions from simulation results, as it is crucial to have sufficient sets of assertions for more complete verification. Automatic generation can provide assertions escaping manual definition. Both algorithmic as well as empirical results are shown. This part also discusses how to check the completeness of the assertions prepared for a particular design.

The third part describes dynamic ABV methods for embedded SW. Although both static and dynamic ABV methods are widely adopted for HW, software parts are traditionally verified by means of static ABV. This is because dynamic approaches need simulation assumptions that could not be true during execution of general embedded software and also cannot be controlled by the assertion language. Here, dynamic ABV methods, which exploit model-driven designs for guaranteeing such simulation assumptions, are introduced. These techniques can also be applied to post-silicon verification and debugging for SoC.

Finally, the tutorial will be concluded by showing how ABV-based tools can be profitably used to accomplish verification process requirements, like, for example, those described in the IEC 60730 safety standard for automatic electronic controls used in household appliances.

# H1 (Room - 7 Laux 4) MIXED-SIGNAL DFT & BIST: TRENDS, PRINCIPLES, AND SOLUTIONS

Organisers: Yiorgos Makris, University of Texas at Dallas, US
Dimitris Gizopoulos, University of Athens, GR

Speaker: Stephen Sunter, Mentor Graphics, US

We start by briefly looking at trends in process, design, and analogue/mixed-signal testing, then in more detail at trends in ad hoc design-for-test (DfT) and analogue defect simulation. We then review standardized DFT suitable for mixed-signal circuits, including IEEE 1149.1, .4, .6, .8, and 1687. The trend analysis concludes with an analysis of BIST techniques, especially for ADC/DAC, but also for

PLL, SerDes, DDR, and miscellaneous analogue. Next, seven essential principles of practical analogue BIST are discussed, ranging from testing the BIST itself, and adding for precision, to subtracting for accuracy, and generating a digital result. Lastly, we discuss the most practical techniques to use in new DfT and BIST circuitry, ranging from the classic analogue test bus, to mostly-digital oversampling and undersampling circuits that improve measurement range, resolution, and reusability, to ultimately optimize quality and cost of test.

This tutorial is part of the annual IEEE Computer Society TTTC Test Technology Educational Program (TTEP) 2013

1430

HALF-DAY TUTORIALS - D2, E2, H2

# D2 (Room - Meije 2) HARDWARE SECURITY AND TRUST

Organiser: Ramesh Karri, New York University, US

Speakers:

Ramesh Karri, New York University, US

Miodrag Potkonjak, University of California at LA, US

Ozgur Sinanoglu, New York University, US

Hardware security and trust is an important design objective similar to power, performance, reliability and testability. We will highlight why hardware security and trust are important objectives from the economics, security, and safety perspectives. We will highlight various attacks and countermeasure, hardware based security primitives, security vs reliability vs quality trade-offs.

Globalization of Integrated Circuit (IC) design is making designers and users of IC and Intellectual Property (IP) re-assess their trust in hardware. As the IC design flow spans the globe -driven by costconscious consumer electronics- hardware is increasingly prone to side channel analysis, reverse engineering, IP piracy and malicious modifications (i.e. hardware trojans). An attacker, anywhere within the global, horizontal design flow, can reverse engineer the functionality of an IC/IP, steal and claim ownership of the IP or introduce counterfeits into the supply chain. Moreover, an untrusted IC fab may overbuild ICs and sell them illegally. Finally, rogue elements in the fabs may insert hardware trojans into the design without the knowledge of the designer or the end-user of the IC; this additional functionality may subsequently be exploited to introduce errors in the results, steal sensitive information or incapacitate a fielded system. The semiconductor industry routinely loses over \$4 billion annually due to these attacks. In this tutorial we will introduce this important, emerging area of Design, Test and EDA.

#### E2 (Room - Meije 3)

# DESIGN AND VERIFICATION OF EMBEDDED SYSTEMS FROM NATURAL LANGUAGE DESCRIPTIONS

Organiser: Robert Wille, University of Bremen, DE

Speakers: Rolf Drechsler, DFKI GmbH, DE

Wolfgang Ecker, Infineon Technologies, DE Rainer Findenig, Intel Mobile Communications, AT Ian G. Harris, University of California Irvine, US Robert Wille, University of Bremen, DE

#### MONDAY

At the same time, designers are constantly striving for higher levels of abstraction. After the gate level, the Register Transfer Level (ESL), and the Electronic System Level (ESL), researchers are increasingly considering the formal specification level. Modeling languages such as the Unified Modeling Language (UML) or the System Modeling Language (SysML) provide proper syntax and semantic for this purpose. They allow for a formal specification of the structure and the behavior of a system while, at the same time, hiding precise implementation details. Using these formal descriptions, crucial design flaws can already be detected at the specification level and, thus, before any line of code is written. Besides that, they provide a formal input for automatic code generation techniques.

Both developments build the basis to narrow the gap between the (natural language) specification as well as its actual implementation and, at the same time, allow for a verification-driven design flow. This tutorial will provide an overview on this progress and outline the challenges and opportunities resulting from these developments. We show how NLP and modeling languages build the basis for a new design flow, which incorporates automation from the beginning to the initial code generation.

# H2 (Room - 7 Laux 4) BEYOND DFT: THE CONVERGENCE OF DFM, VARIABILITY, YIELD, DIAGNOSIS AND RELIABILITY

Organiser: Yiorgos Makris, University of Texas at Dallas, US

**Dimitris Gizopoulos**, University of Athens, GR

Speaker: Rob Aitken, ARM, US

The tutorial goal is to show how design for yield (DFY) and design for manufacturability (DFM) are tightly coupled into what we conventionally think of as test. As process geometries shrink, the line between defects and process variation blurs to the point where it is essentially non-existent. As feature sizes reduced to 90 nm and below, systematic mechanism-limited yield loss began to appear as a substantial component in yield loss due to the interaction between design and manufacturing. The basics of yield and what fabs do to improve defectivity and manage yield are described. DFM techniques to analyze the design content, flag areas of design that could limit yield, and make changes to improve yield are discussed. In DFM/DFY circles, it is common to speak of defect limited yield, but it is less common to think of test-limited yield, yet this concept is common in DFT (e.g. IDDQ testing, delay testing). Test techniques to close the loop by crafting test patterns to expose the defect prone feature and circuit marginality through ATPG, and by analyzing silicon failures through diagnosis to determine the features that are actually causing yield loss and their relative impact are covered. This tutorial will provide background needed for DFT practitioners to understand DFM and DFY, and see how their work relates to it. The ultimate goal is to spur attendees to conducting their own research in the area, and to apply these concepts in their jobs.

This tutorial is part of the annual IEEE Computer Society TTTC Test Technology Educational Program (TTEP) 2013



#### **Tutorials**

# MONDAY 18 MARCH, 2013

0730 TUTORIAL REGISTRATION

0800 Tutorial Welcome Refreshments

0930-1800

A (Room – Belle-Etoile) Design Automation Of Electronic Systems: Past Accomplishments And Challenges Ahead -

A Tribute To Robert Brayton

B (Room – Les Bans) Advanced Techniques For Power-Aware System-

Level Prototyping

C (Room – Chartreuse) E-Health: Systems, Components, Technologies

F (Room – Stendhal) Post-Silicon Validation: Old Challenges And New Solutions

Design Methodologies For Adaptive Circuits

And Systems

0930

G (Room - Bayard)

D1 (Room – Meije 2) Digital Microfluidic Biochips: Towards Hardware/
Software Co-Design And Cyberphysical System

Integration

E1 (Room - Meije 3) Assertion Based Verification: A Common

Verification Infrastructure For Soc And Embedded

Software

H1 (Room - 7 Laux 4) Mixed-Signal DfT & BIST: Trends, Principles,

**And Solutions** 

1430

D2 (Room - Meije 2) Hardware Security And Trust

E2 (Room - Meije 3) Design And Verification Of Embedded Systems

From Natural Language Descriptions

H2 (Room - 7 Laux 4) Beyond Dft: The Convergence Of Dfm, Variability,

Yield, Diagnosis And Reliability

Tutorial attendees should choose in advance one tutorial from D1, E1, or H1, which take place in the morning, and/or one tutorial from D2, E2, or H2, which take place in the afternoon. Those wishing to attend one of the full-day tutorials should choose in advance one of A, B, C, F or G. A participant should enrol for either one full-day tutorial or one morning and/or one afternoon half-day tutorial (it is possible to attend for a morning or afternoon only in the case of the half-day tutorials). Combination of a full-day tutorial with a half-day tutorial is not allowed. Additional tutorial information can be found on the web – www.date-conference.com.

All tutorials run in parallel in accordance with the timetable below.

Rooms will be signposted.

0730 - 0930	Registration and Tutorial Welcome Refreshments (Main Foyer)
0930 - 1100	Tutorials
1100 - 1130	Break
1130 - 1300	Tutorials
1300 - 1430	Lunch Break
1330	CONFERENCE REGISTRATION BEGINS
1430 - 1600	Tutorials
1600 - 1630	Break
1630 - 1800	Tutorials
1800 - 1930	WELCOME RECEPTION (Main Foyer)
1000 - 2100	EDINGE TECHNICAL MEETINGS

# technical programme

# TUESDAY 19 MARCH, 2013

0730

REGISTRATION and SPEAKERS' BREAKFAST



# Plenary: Opening and Keynote

Room - Auditorium Dauphine 0830-1030

Organiser: Enrico Macii - Politecnico di Torino, IT

0830

**OPENING REMARKS** 

Enrico Macii - Politecnico di Torino, IT

Erik Jan Marinissen - IMEC, BE

0900

DATE 2012 BEST PAPER AWARD
Zebo Peng - Linköping University, SE

The DATE 2012 Best Paper Award is given for "Compositional System-Level Design Exploration with Planning of High-Level Synthesis", by Hung-Yi Liu, Michele Petracca, and Luca P. Carloni, Columbia University, US

0902

DATE 2013 BEST PAPER AWARD Giovanni De Micheli - EPFL, CH

0912

PRESENTATION OF DISTINGUISHED AWARDS

0920

SMART SYSTEMS FOR INTERNET OF THINGS Benedetto Vigna - STMicroelectronics, IT

Sensors add intelligence to systems which represent a broad class of devices incorporating functionalities like sensing, actuation, and control. They are the core of smart components and subsystems; then, the challenge in the realization of such smart systems goes beyond the design of the individual components and subsystems and consists of accommodating a multitude of functionalities, technologies, and materials to play a key role to augment our daily life.

0955

CREATING A SUSTAINABLE INFORMATION AND COMMUNICATION INFRASTRUCTURE

Massoud Pedram - University of Southern California, US

Modern society's dependence on information and communication infrastructure (ICI) is so deeply entrenched that it should be treated on par with other critical lifelines of our existence, such as water and electricity. As is the case with any true lifeline, ICI must be reliable, affordable, and sustainable. Meeting these requirements (especially sustainability) is a continued critical challenge, which will be the focus of my talk. More precisely, I will provide an overview of information and communication technology trends in light of various societal and environmental mandates followed by a review of technologies, systems, and hardware/software solutions required to create a sustainable ICI.

1030

**EXHIBITION BREAK** 

# ŚESSTÔNS

## technical sessions



# EXECUTIVE SESSION - Advanced Technology Nodes: Dependency on Collaboration

Room - Oisans 1130-1300

Organiser: Yervant Zorian, Synopsys, US Chair: Yervant Zorian, Synopsys, US

**Executives:** 

Maria Marced, President, TSMC Europe, NL Navid Shervani, President, CoFounder & CEO - Open Silicon, US Juan Rey, Senior Director, Mentor Graphics, US Raj Yavatkar, Fellow, Intel, US

**Abstract:** The continuous technology scaling and new multi-die solutions are dramatically impacting the business performance of semiconductor industry. This may also significantly affect the dependency between eco-system players necessitating stronger collaboration and interdependency between them. The executives in this session will discuss upcoming changes in the semiconductor industry and their impact on collaboration between the foundries, design service and IP providers, EDA companies, and the rest of the value chain.



# Acceleration and Verification of ESL and Analog Systems

Room - Belle-Etoile 1130-1300

Chair: Alper Sen, Bogazici University, TR Co-Chair: Daniel Grosse, University of Bremen, DE

The session is centered around parallelization and verification of electronic designs during simulation. The first paper introduces an optimization technique for out-of-order parallel discrete event simulation of ESL designs using static analysis of potential hazards at compile time. The second paper describes a new way of parallelizing loosely-timed SystemC models using primitives that can explicitly capture durations for tasks. The third paper presents trade-offs estimation of fixed-point errors on linear time-invariant systems by combining advantages of statistical and analytical techniques. The final paper proposes a run-time algorithm to verify design properties of non-linear analogue circuits using efficient data structures.

1130

# OPTIMIZED OUT-OF-ORDER PARALLEL DISCRETE EVENT SIMULATION USING PREDICTIONS

Weiwei Chen and Rainer Doemer University of California, Irvine, US

#### **TUESDAY**

PARALLEL PROGRAMMING WITH SYSTEMC FOR LOOSELY TIMED MODELS: A NON-INTRUSIVE APPROACH SYSTEM-ON-CHIP MULTIPROCESSING

Matthieu Moy Grenoble University, FR

ACCURACY VS SPEED TRADEOFFS IN THE ESTIMATION
OF FIXED-POINT ERRORS ON LINEAR TIME-INVARIANT
SYSTEMS

David Novo<sup>1</sup>, Sara El Alaoui<sup>2</sup>, Paolo Ienne<sup>1</sup> <sup>1</sup>EPFL, CH, <sup>2</sup>Al Akhawayn University, MA

RUNTIME VERIFICATION OF NONLINEAR ANALOG CIRCUITS USING INCREMENTAL TIME-AUGMENTED RRT ALGORITHM

Seyed Nematollah Ahmadyan, Jayanand Asok Kumar and Shobha Vasudevan

University of Illinois at Urbana-Champaign, US

IP1-1, IP1-2, IP1-3

1300 LUNCH BREAK



# Energy Optimization in Multicore Systems

Room - Stendhal 1130-1300

Chair: Thidapat Chantem, Utah State University, US Co-Chair: William Fornaciari, Politecnico di Milano, IT

This session features papers addressing various issues arising in the design of multi-core systems, including process variability, real-time responsiveness, and dynamic user adaptation.

1130 CHERRY-PICKING: EXPLOITING PROCESS VARIATIONS
IN DARK-SILICON HOMOGENEOUS CHIP
MULTI-PROCESSORS

Yatish Turakhia<sup>1</sup>, Bharathwaj Raghunathan<sup>2</sup>, Siddharth Garg<sup>2</sup>, Diana Marculescu<sup>3</sup> <sup>1</sup>Indian Institute of Technology Bombay, IN <sup>2</sup>University of Waterloo, CA

<sup>3</sup>Carnegie Mellon University,, CA

ENERGY OPTIMIZATION WITH WORST-CASE DEADLINE GUARANTEE FOR PIPELINED MULTIPROCESSOR SYSTEMS

Gang Chen<sup>1</sup>, Kai Huang<sup>1</sup>, Christian Buckl<sup>2</sup>, Alios Knoll<sup>1</sup>

<sup>1</sup>Technical University Munich, DE <sup>2</sup>ForTISS, DE

SELF-ADAPTIVE HYBRID DYNAMIC POWER MANAGEMENT FOR MANY-CORE SYSTEMS

Muhammad Shafique, Benjamin Vogel and Jörg Henkel Karlsruhe Institute of Technology, DE

IPs IP1-4, IP1-5

1300 LUNCH BREAK



# **Memory and Cache Architectures**

Room - Chartreuse 1130-1300

Chair: Georgi Gaydadjiev, Chalmers University of Technology, SE Co-Chair: Todd Austin, Michigan University Ann Arbor, US

This session covers memory architectures to improve energy efficiency, reliability, performance, and access patterns in caches. The first paper proposes a mechanism to overcome sensitivity to access-time variations in L1 cache. The second paper introduces a new memory-addressing method and corresponding coherency protocol to handle two-dimensional memory access patterns. The third paper suggests a hybrid cache architecture composed of a hybrid SRAM and DRAM caches instead of two separate cache levels to reduce inter-core DRAM interferences. The last paper in the session uses a combination of SRAM and eDRAM to build energy-efficient L1 data caches that are resilient to errors when operating at near-threshold voltages.

1130 AVICA: AN ACCESS-TIME VARIATION INSENSITIVE L1 CACHE ARCHITECTURE

Seokin Hong and Soontea Kim
Korea Advanced Institute of Science and Technology, KR

DUAL-ADDRESSING MEMORY ARCHITECTURE FOR TWO-DIMENSIONAL MEMORY ACCESS PATTERNS

Yen-Hao Chen and Yi-Yu Liu Yuan Ze University, TW

ADAPTIVE CACHE MANAGEMENT FOR A COMBINED SRAM AND DRAM CACHE HIERARCHY FOR MULTI-CORES

**Fazal Hameed, Lars Bauer and Jörg Henkel** Karlsruhe Institute of Technology, DE

1245 COMBINING RAM TECHNOLOGIES FOR HARD-ERROR RECOVERY IN L1 DATA CACHES WORKING AT VERYLOW POWER MODES

Vicente Lorente<sup>1</sup>, Alejandro Valero<sup>1</sup>, Julio Sahuquillo<sup>1</sup>, Salvador Petit<sup>1</sup>, Ramón Canal<sup>2</sup>, Pedro López<sup>1</sup>, José Duato<sup>1</sup> <sup>1</sup>Universitat Politècnica de València, ES

<sup>2</sup>Universitat Politècnica de Catalunya, ES

IP1-6, IP1-7

1300 LUNCH BREAK

# \*2.5

# Communications, Multimedia, and Consumer Electronics

Room - Meije 1130-1300

Chair: Theocharis Theocharides, University of Cyprus, CY Co-Chair: Amer Baghdadi, Telecom Bretagne, FR

This session presents new architectures for digital communications as well as multi-media systems. The session consists of four papers.

#### **TUESDAY**

The first paper presents a low-complexity QR decomposition architecture, while the second paper presents a new methodology for managing SRAM memories for video applications. The third paper presents a parameterized flexible turbo decoder, and lastly, the fourth paper presents an H.264 intra-video encoder architecture.

LOW COMPLEXITY QR-DECOMPOSITION ARCHITECTURE USING THE LOGARITHMIC NUMBER SYSTEM
Jochen Rust, Frank Ludwig and Steffen Paul

University of Bremen, DE

1200 PERCEPTUAL QUALITY PRESERVING SRAM
ARCHITECTURE FOR COLOR MOTION PICTURES

**Wen Yueh, Minki Cho and Saibal Mukhopadhyay** Georgia Institute of Technology, US

PARAMETERIZED AREA-EFFICIENT MULTI-STANDARD TURBO DECODER

Purushotham Murugappa, Amer Baghdadi and Michel Jezequel Telecom Bretagne, FR

AN H.264 QUAD-FULLHD LOW-LATENCY INTRA VIDEO ENCODER

Muhammad Usman Karim Khan, Jan-Micha Borrmann, Lars Bauer, Muhammad Shafique and Jörg Henkel Karlsruhe Institute of Technology, DE

IP1-8, IP1-9

1300 LUNCH BREAK

2.6

# HOT TOPIC: Reliability Challenges of Real-time Systems in Forthcoming Technology Nodes

Room - Bayard 1130-1300

Organisers: Said Hamdioui, Delft University of Technology, NL Dimitris Gizopoulos, University of Athens, GR

Chair: Said Hamdioui, Delft University of Technology, NL Co-Chair: Dimitris Gizopoulos, University of Athens, GR

Three leading researchers in various layers of system design and integration (technology, circuit, system, application) will present recent innovations in addressing emerging questions about reliability of the electronics of today's and tomorrow's real-time systems. Speakers will address the challenges from technology perspective, from circuit/IP perspective and from architectural and hardware/software integration perspective.

CHALLENGES IN ASSESSING AND ASSURING
RELIABILITY OF NANO-SCALED CMOS TECHNOLOGIES
Guido Groeseneken IMEC, BE

ADDA: ADAPTIVE DOUBLE-SAMPLING ARCHITECTURE FOR HIGHLY FLEXIBLE ROBUST DESIGN Michael Nicolaidis TIMA, FR RELIABILITY CHALLENGES IN THE DESIGN OF CRITICAL EMBEDDED SYSTEMS

Arnaud Grasset and Philippe Bonnot Thales, FR

1300 LUNCH BREAK



# Safety Critical Real-Time Systems

Room - Les Bans 1130-1300

Chair: Michael Paulitsch, EADS, DE Co-Chair: Giuseppe Lipari, ENS - Cachan, FR

This session presents novel methodologies for the design and analysis of safety critical real-time systems. The first paper concerns sensitivity analysis, which characterizes bounds on admissible system parameters. The contribution concerns the bounds on admissible activation pattern of the recurrent real-time tasks. The last two papers concern mixed-criticality scheduling, an effective approach to address diverse certification requirements of safety-critical systems that integrate multiple subsystems with different levels of criticality. The contribution of the first one includes schedulability analysis algorithms to enable integration of preemption threshold (technique which controls the degree of preemption) in order to reduce scheduler overhead and improve system predictability. The second one proposes an Early-Release EDF scheduling algorithm, which can judiciously manage the early release of low-criticality tasks without affecting the timeliness of high-criticality tasks.

1130 SENSITIVITY ANALYSIS FOR ARBITRARY ACTIVATION PATTERNS IN REAL-TIME SYSTEMS

Moritz Neukirchner, Sophie Quinton, Tobias Michaels, Philip Axer and Rolf Ernst TU Braunschweig, DE

PT-AMC: INTEGRATING PREEMPTION THRESHOLDS INTO MIXED-CRITICALITY SCHEDULING

**Qingling Zhao<sup>1</sup>, Zonghua Gu<sup>1</sup>, Haibo Zeng<sup>2</sup>**<sup>1</sup>Zhejiang University, CN, <sup>2</sup>McGill University, CA

AN ELASTIC MIXED-CRITICALITY TASK MODEL AND ITS SCHEDULING ALGORITHM

Hang Su and Dakai Zhu The University of Texas at San Antonio, US

IPs IP1-10

1300 LUNCH BREAK

≠2.8 ¥

# HOT TOPIC: IP Subsystems: The next productivity wave?

Room - Lesdigiueres (Exhibition Theatre) 1130-1300

Organisers: Wido Kruijtzer, Synopsys, NL

Luciano Lavagno, Politecnico di Torino, IT

Chair: Wido Kruijtzer, Synopsys, NL

Co-Chair: Luciano Lavagno, Politecnico di Torino, IT

#### **TUESDAY**

System-on-Chip (SoC) integrators have to deal with more and more complexity during integration of their architectures. For cost and time-to-market reasons, SoCs tend to be architected as a set of coarse-grain subsystems for recognized system functions like audio, video, connectivity, modem, etc. Such subsystem solutions consist of multiple integrated hardware IP blocks together with associated software. Till recently IP subsystems were mostly adopted internally within SoC integrators and were not yet available from traditional IP companies. However, in 2012 multiple companies announced the availably of IP subsystem solutions. This special session will provide an update on the state-of-the art with regards to IP subsystems and review if IP subsystems indeed will be the way forward to boost productivity of SoC design.

MODULAR SOC INTEGRATION WITH SUBSYSTEMS: THE AUDIO SUBSYSTEM CASE

Pieter van der Wolf and Ruud Derwig Synopsys, NL

1200 CONFIGURABILITY IN IP SUBSYSTEMS: BASEBAND EXAMPLES

> Pierre-Xavier Thomas, Grant Martin, David Heine, Dennis Moolenaar and James Kim Tensilica, US

1230 CONFIGURABLE IO INTEGRATION TO REDUCE SYSTEM-ON-CHIP TIME TO MARKET: DDR, PCIE EXAMPLES

Frank Martin and Peter Bennett Cadence, UK

HIGH-PERFORMANCE IMAGING SUBSYSTEMS AND THEIR INTEGRATION IN MOBILE DEVICES

Menno Lindwer and Mark Ruvald Pedersen Intel, DK

LUNCH BREAK

\*3.0 \*

1300

# Special Lunch-Time Session: Grenoble ecosystem to provide semiconductor alternative process for advanced CMOS

Room - Auditorium Dauphine 1300-1400

Organiser: Bernard Courtois, CMP, FR

Chair: Enrico Macii, Politecnico di Torino, IT

The session presents the Ultra-Thin Body and Box (UTBB) Fully Depleted SOI (FDSOI) process and shows that it meets requirements for high-performance at low-power and high energy efficiency: the 28nm FDSOI, 14nm FDSOI, and 10nm FDSOI nodes, offer a practical and cost-effective roadmap to shrink features and enable a significant boost for "green" products. With unmatched access resistance and electrostatic characteristics, planar SOI is superior to other technologies based on bulk CMOS technology or FinFET architecture. Product silicon demonstrates outstanding performances for low-power applications in consumer electronics, including tablets and mobile phones. The session will address manufacturing capabilities, design infrastructure and future R&D roadmaps.

1300 FDSOI: FROM SUCCESSFUL COLLABORATIVE R&D TO SUCCESSFUL SILICON RESULTS

Philippe Magarshack - STMicroelectronics, FR

1320 DESIGN INFRASTRUCTURE TO SUPPORT ADVANCED FDSOI BELOW 20NM

Jean-Marc Talbot - Mentor Graphics, FR

1340 ROADMAP TOWARDS 10NM FDS0I NODE

Laurent Malier - CEA-LETI, FR

1400 EXHIBITION BREAK



# **EXECUTIVE SESSION – The Role of Prototyping in Today's SOCs**

Room - Oisans 1430-1600

Organiser: Yervant Zorian, Synopsys, US

Chair: Gary Smith, Gary Smith EDA, US

#### **Executives:**

Ivo Bolsens, Senior Vice President & CTO, Xilinx, US Joachim Kunkel, Senior Vice President & GM, Synopsys, US Bipin Nair, General Manager, Infotech, DE Sanjiv Taneja, VP, Cadence Design Systems, US

**Abstract:** The widening gap between growing SOC complexity and designer productivity limits traditional system design methods and flows. This results in several new approaches and innovative methods that work to elevate the limitations of different aspects of complex SOC design, such as early investing in prototyping solutions. Executives in this session will discuss the role of prototyping and the new opportunities it may bring in designing today's complex chips..

1600

**EXHIBITION BREAK/IP1** 



# PANEL: The Heritage of Mead & Conway: What Has Remained the Same, What Was Missed, What Has Changed, What Lies Ahead

Room - Belle-Etoile 1430-1600

Organiser: Marco Casale-Rossi, Synopsys, US

Chair: Alberto Sangiovanni-Vincentelli, UCB, US Co-Chair: Marco Casale-Rossi, Synopsys, US

#### Panelists:

Luca Carloni Columbia University, US Bernard Courtois CMP, FR Hugo De Man K.U. Leuven & IMEC, BE Antun Domic Synopsys, US Jan Rabaey UCB, US

#### **TUESDAY**

About 30 years ago, Electronics Magazine awarded two electrical engineers and computer scientists, Carver Mead and Lynn Conway for their contribution to VLSI chips design; in 1982, the so called Mead & Conway methods, taught at 100+ universities all over the world, "not only have helped spawn a common design culture so necessary in the VLSI era, but have greatly increased interaction between university and industry so as to stimulate research by both"; concepts such as separation of design from manufacturing, design rules, silicon foundries, addressing complexity through design methodology, new, electronic representations of design data, have enabled tens of thousands of chip designers, and tens of thousands of chip designs. Today, as Moore's Law – a term coined by Carver Mead – has brought as from 10 microns to 10 nanometers, what is the heritage of Mead & Conway?

UCB Professor Alberto Sangiovanni-Vincentelli will moderate an industry and research panel, to discuss what has remained the same, what was missed, what has changed, and what lies ahead.

1600

**EXHIBITION BREAK/IP1** 



# Addressing Process and Delay Variation in High-Level Synthesis

Room - Stendhal 1430-1600

Chair: Lars Bauer, Karlsruhe Institute of Technology, DE Co-Chair: Hiroyuki Tomiyama, Ritsumeikan University, JP

The first two papers target the problem of process variation and aging issues for high-level and instruction-set synthesis. The last paper incorporates delay variations arising from speculative adder structures in high-level synthesis.

1430

# PROFIT MAXIMIZATION THROUGH PROCESS VARIATION AWARE HIGH LEVEL SYNTHESIS WITH SPEED BINNING

Zhao Mengying<sup>1</sup>, Alex Orailoglu<sup>2</sup>, Xue Chun Jason<sup>1</sup>
<sup>1</sup>City University of Hong Kong, HK,
<sup>2</sup>University of California, US

# 1500 INSTRUCTION-SET EXTENSION UNDER PROCESS VARIATION AND AGING EFFECTS

Yuko Hara-Azumi¹, Farshad Firouzi², Saman Kiamehr², Mehdi Tahoori²

<sup>1</sup>Nara Institute of Science and Technology, JP <sup>2</sup>Karlsruhe Institute of Technology, DE

# MULTISPECULATIVE ADDITIVE TREES IN HIGH-LEVEL SYNTHESIS

Alberto A. Del Barrio<sup>1</sup>, Román Hermida<sup>1</sup>, Seda O. Memik<sup>2</sup>, José M. Mendías<sup>1</sup>, María C. Molina<sup>1</sup> Complutense University of Madrid, ES <sup>2</sup>Northwestern University, US

IP1-11. IP1-12

1600 EXHIBITION BREAK/IP1



# Microarchitectural Techniques for Reliability

Room - Chartreuse 1430-1600

Chair: Todd Austin, Michigan University Ann Arbor, US Co-Chair: Mladen Berekovic, Technical University of Braunschweig, DE

This session introduces a variety of papers regarding reliability issues, which are managed by fault tolerance, fault avoidance, and error correction techniques. The first paper proposes to aggressively utilize computation results from error-prone processors. The second one tries to avoid voltage drops in multi-core processors by focusing on the inter-core power interactions. The third and fourth papers propose error detection and correction techniques; the former one is for memories and the latter one for logic circuits.

EXTRACTING USEFUL COMPUTATION FROM ERROR-PRONE PROCESSORS FOR STREAMING APPLICATIONS

> Yavuz Yetim, Margaret Martonosi and Sharad Malik Princeton University, US

ORCHESTRATOR: A LOW-COST SOLUTION TO REDUCE VOLTAGE EMERGENCIES FOR MULTI-THREADED APPLICATIONS

Xing Hu, Guihai Yan, Yu Hu and Xiaowei Li Chinese Academy of Sciences, CN

1530 MEMORY ARRAY PROTECTION: CHECK ON READ OR CHECK ON WRITE?

Panagiota Nikolaou<sup>1</sup>, Yanos Sazeides<sup>1</sup>, Lorena Ndreou<sup>1</sup>, Emre Ozer<sup>2</sup>, Sachin Idgunji<sup>3</sup> <sup>1</sup>University of Cyprus, CY, <sup>2</sup>ARM, UK, <sup>3</sup>ARM, UK,

1545 FAULTM: ERROR DETECTION AND RECOVERY USING HARDWARE TRANSACTIONAL MEMORY

**Gulay Yalcin, Osman Unsal and Adrian Cristal** Barcelona Supercomputing Center, ES

IPs IP1-13

1600 EXHIBITION BREAK/IP1



# Energy Efficient Mobile and Cloud Computing Systems

Room - Meije 1430-1600

Chair: Tajana Rosing, University of California San Diego, US Co-Chair: Theocharis Theocharides, University of Cyprus, CY

The session focuses on modelling, model-driven optimization, and low-energy architectures for energy-efficient computing in mobile devices and cloud computing systems. The first paper explores new computationally inexpensive detection methods of thermal behavior on multi-core architectures.

#### **TUESDAY**

The second paper presents a novel way of computing by using energyefficient 3D wide memory interfaces. Finally, the third paper presents a low-power FFT implementation for multiple applications.

SCC THERMAL MODEL IDENTIFICATION VIA ADVANCED BIAS-COMPENSATED LEAST-SQUARES

Roberto Diversi, Andrea Bartolini, Andrea Tilli, Francesco Beneventi and Luca Benini University of Bologna, IT

SYSTEM AND CIRCUIT LEVEL POWER MODELING OF ENERGY-EFFICIENT 3D-STACKED WIDE I/O DRAMS

Karthik Chandrasekar<sup>1</sup>, Christian Weis<sup>2</sup>, Benny Akesson<sup>3</sup>, Norbert Wehn<sup>2</sup>, Kees Goossens<sup>4</sup> <sup>1</sup>Delft University of Technology, NL <sup>2</sup>University of Kaiserslautern, DE <sup>3</sup>Polytechnic Institute of Porto, PT <sup>4</sup>Eindhoven University of Technology, NL

DESIGN OF LOW POWER, HIGH PERFORMANCE SYNCHRONOUS AND ASYNCHRONOUS 64-POINT FFT

William Lee<sup>1</sup>, Vikas Vij<sup>1</sup>, Kenneth Stevens<sup>1</sup>, Anthony Thatcher<sup>2</sup>

<sup>1</sup>University of Utah, US, <sup>2</sup>Intel, US

A MULTI-LEVEL MONTE CARLO FPGA ACCELERATOR FOR OPTION PRICING IN THE HESTON MODEL

Christian de Schryver, Pedro Torruella and Norbert Wehn University of Kaiserslautern, DE

IP1-14, IP1-15, IP1-16, IP1-17

EXHIBITION BREAK/IP1

×3.6

1600

# Dealing with Timing Variation in Advanced Technologies

Room - Bayard 1430-1600

Chair: Hans Manhaeve, Ridgetop Europe, BE Co-Chair: Saqib Khursheed, University of Southampton, UK

To get the best performance one needs to minimize slack, however, this is getting challenging since one needs to take into account many aspects. The papers in this session present the benefits of taking aging into account during the design phase, how to measure in-situ the slack, and test pattern generation that takes into account statistical variation to improve coverage.

1430 MTTF-BALANCED PIPELINE DESIGN

Fabian Oboril and Mehdi Tahoori Karlsruhe Institute of Technology, DE

1500 EFFICIENT VARIATION-AWARE STATISTICAL DYNAMIC TIMING ANALYSIS FOR DELAY TEST APPLICATIONS

Marcus Wagner and Hans-Joachim Wunderlich University of Stuttgart. DE

### SLACKPROBE: A LOW OVERHEAD IN SITU ON-LINE TIMING SLACK MONITORING METHODOLOGY

Liangzhen Lai¹, Vikas Chandra², Robert Aitken², Puneet Gupta¹ ¹UCLA, US, ²ARM, US

IP1-18, IP1-19

1600 EXHIBITION BREAK/IP1



#### **Timing Analysis**

Room - Les Bans 1430-1600

Chair: Stefan Petters, ISEP, PT Co-Chair: Michael Paulitsch, EADS, DE

The session focuses on low-level timing analysis of real-time systems. The first paper presents a novel way of analysing the behaviour of FIFO caches, which is known to be a demanding challenge. The second paper introduces the timing analysis of multicore processors in an automotive setting, when this is subject to mode changes. The last paper explores the analysis of contention on shared SDRAM memory under a credit-controlled static priority arbitration scheme.

1430 FIFO CACHE ANALYSIS FOR WCET ESTIMATION:
A QUANTITATIVE APPROACH

Nan Guan<sup>1</sup>, Xinping Yang<sup>1</sup>, Mingsong Lv<sup>2</sup>, Wang Yi<sup>1</sup> <sup>1</sup>Uppsala University, SE, <sup>2</sup>Northeastern University, CN

1500 TIMING ANALYSIS OF MULTI-MODE APPLICATIONS ON AUTOSAR CONFORM MULTI-CORE SYSTEMS

Mircea Negrean, Sebastian Klawitter and Rolf Ernst TU Braunschweig, DE

BOUNDING SDRAM INTERFERENCE:
DETAILED ANALYSIS VS. LATENCY-RATE ANALYSIS

Hardik Shah<sup>1</sup>, Alois Knoll<sup>2</sup>, Benny Akesson<sup>3</sup>
<sup>1</sup>ForTISS, DE, <sup>2</sup>Technical University Munich, DE
<sup>3</sup>Polytechnic Institute of Porto, PT

1600 EXHIBITION BREAK/IP1



HOT TOPIC: Design for Variability, Manufacturability, Reliability, and Debug: Many Faces of the Same Coin?

Room - Lesdigiueres (Exhibition Theatre) 1430-1600

Organiser: Vikas Chandra, ARM, US

Chair: Vikas Chandra, ARM, US

Co-Chair: Kartik Mohanram, University of Pittsburgh, US

#### **TUESDAY**

Complex SoCs of the future are subject to various sources of variability, reliability failures and design errors (logical or electrical) due to sheer design complexity, and marginal behaviors induced by uncertainties in manufacturing processes, temporal variability and operating conditions. In this session, we will cover this entire spectrum ranging from state-of-the-art techniques for manufacturability, variability and aging mitigation to effective post-silicon debug methods and everything in between.

ROLE OF DESIGN IN MULTIPLE PATTERNING:
TECHNOLOGY DEVELOPMENT, DESIGN ENABLEMENT
AND PROCESS CONTROL

Rani A. Ghaida<sup>1</sup> and Puneet Gupta<sup>2</sup>
<sup>1</sup>GlobalFoundries, US, <sup>2</sup>UCLA, US

OVERCOMING POST-SILICON VALIDATION CHALLENGES THROUGH QUICK ERROR DETECTION (QED)

David Lin<sup>1</sup>, Ted Hong<sup>1</sup>, Yanjing Li<sup>1</sup>, Farzan Fallah<sup>1</sup>, Donald S. Gardner<sup>2</sup>, Nagib Hakim<sup>2</sup>, Subhasish Mitra<sup>1</sup> <sup>1</sup>Stanford University, US, <sup>2</sup>Intel, US

1530 STOCHASTIC DEGRADATION MODELING AND SIMULATION FOR ANALOG INTEGRATED CIRCUITS IN NANOMETER CMOS

Georges Gielen and Elie Maricau KU Leuven, BE

1600 EXHIBITION BREAK/IP1



#### **Interactive Presentations**

Room - Salle de Reception 1600-1630

Interactive Presentations run simulatenously during a 30-minute slot. A poster associated to the IP paper is on display throughout the afternoon. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation.

IP1-1 AN AUTOMATED PARALLEL SIMULATION FLOW FOR HETEROGENEOUS EMBEDDED SYSTEMS

**Seyed Hosein Attarzadeh Niaki and Ingo Sander** KTH Royal Institute of Technology, SE

IP1-2 MUTATION ANALYSIS WITH COVERAGE DISCOUNTING
Peter Lisherness, Nicole Lesperance and

Kwang-Ting Cheng UCSB, US

IP1-3 SCALABLE FAULT LOCALIZATION FOR SYSTEMC

Hoang M. Le, Daniel Große and Rolf Drechsler University of Bremen, DE

IP1-4 SMARTCAP: USER EXPERIENCE-ORIENTED POWER ADAPTATION FOR SMARTPHONE'S APPLICATION PROCESSOR

**Xueliang Li, Guihai Yan, Yinhe Han and Xiaowei Li** Chinese Academy of Sciences, CN

#### RUNTIME POWER ESTIMATION OF MOBILE AMOLED IP1-5 **DISPLAYS**

Dongwon Kim, Wonwoo Jung and Hojung Cha Yonsei University, KR

#### A DUAL-GRAIN HIT/MISS DETECTOR FOR LARGE IP1-6 **DIE-STACKED DRAM CACHES**

Michel El Nacouzi, Islam Atta, Myrto Papadopoulou, Jason Zebchuk, Natalie Enright Jerger and Andreas Moshovos University of Toronto, CA

#### REDUCING WRITES IN PHASE-CHANGE MEMORY IP1-7 **ENVIRONMENTS BY USING EFFICIENT CACHE** REPLACEMENT POLICIES

Roberto Rodriguez, Fernando Castro, Daniel Chaver, Luis Pinuel and Francisco Tirado Complutense University, ES

#### A 100 GOPS ASP BASED BASEBAND PROCESSOR FOR IP1-8 WIRELESS COMMUNICATION

Zhu Ziyuan, Tang Shan, Su Yongtao, Han Juan, Sun Gang and Shi Jinglin

Chinese Academy of Sciences, CN

#### HARDWARE-SOFTWARE COLLABORATIVE COMPLEXITY IP1-9 REDUCTION SCHEME FOR THE EMERGING HEVC INTRA **ENCODER**

Muhammad Usman Karim Khan, Muhammad Shafigue, Mateus Grellert da Silva and Jörg Henkel Karlsruhe Institute of Technology, DE

#### AN OPEN PLATFORM FOR MIXED-CRITICALITY IP1-10 REAL-TIME ETHERNET

Gonzalo Carvajal<sup>1</sup> and Sebastian Fischmeister<sup>2</sup> <sup>1</sup>Universidad de Concepcion, CL, <sup>2</sup>University of Waterloo, CA

#### MULTI-PUMPING FOR RESOURCE REDUCTION IN FPGA IP1-11 HIGH-LEVEL SYNTHESIS

Andrew Canis, Jason Anderson and Stephen Brown University of Toronto, CA

#### RESOURCE-CONSTRAINED HIGH-LEVEL DATAPATH IP1-12 OPTIMIZATION IN ASIP DESIGN

Yuankai Chen and Hai Zhou Northwestern University, US

#### PHOENIX: REVIVING MLC BLOCKS AS SLC TO EXTEND IP1-13 NAND FLASH DEVICES LIFETIME

Xavier Jimenez, David Novo and Paolo Ienne Ecole Polytechnique Fédérale de Lausanne, CH

#### NON-SPECULATIVE DOUBLE-SAMPLING TECHNIQUE TO IP1-14 INCREASE ENERGY-EFFICIENCY IN A HIGH-PERFORMANCE PROCESSOR

Junyoung Park, Ameya Chaudhari and Jacob Abraham The University of Texas at Austin, US

#### USER-AWARE ENERGY EFFICIENT STREAMING STRATEGY IP1-15 FOR SMARTPHONE BASED VIDEO PLAYBACK APPLICATIONS

Hao Shen and Qinru Qiu Syracuse University, US

#### **TUESDAY**

### IP1-16 UTILITY-AWARE DEFERRED LOAD BALANCING IN THE CLOUD DRIVEN BY DYNAMIC PRICING OF ELECTRICITY

Muhammad Adnan and Rajesh Gupta University of California San Diego, US

### IP1-17 LEAKAGE AND TEMPERATURE AWARE SERVER CONTROL FOR IMPROVING ENERGY EFFICIENCY IN DATA CENTERS

Marina Zapater<sup>1</sup>, José L. Ayala<sup>1</sup>, José M. Moya<sup>1</sup>, Kalyan Vaidyanathan<sup>2</sup>, Kenny Gross<sup>2</sup>, Ayse K. Coskun<sup>3</sup> <sup>1</sup>Universidad Politécnica de Madrid, ES <sup>2</sup>UC San Diego, US <sup>3</sup>Boston University, US

### IP1-18 CAPTURING POST-SILICON VARIATIONS BY LAYOUTAWARE PATH-DELAY TESTING

Xiaolin Zhang, Jing Ye, Yu Hu and Xiaowei Li Chinese Academy of Sciences, CN

### IP1-19 ADAPTIVE REDUCTION OF THE FREQUENCY SEARCH SPACE FOR MULTI-VDD DIGITAL CIRCUITS

Chandra Suresh<sup>1</sup>, Ender Yilmaz<sup>2</sup>, Ozgur Sinanoglu<sup>1</sup>, Sule Ozev<sup>3</sup>

<sup>1</sup>NYU Abu Dhabi, AE, <sup>2</sup>Freescale, US, <sup>3</sup>Arizona State University, US



# EXECUTIVE SESSION: Is Reusing Off-the-Shelf Semiconductor IP Possible Today?

Room - 0isans 1700-1830

Organiser: Yervant Zorian, Synopsys, US Chair: Peggy Aycinena, EDA Weekly, US

**Executives:** 

Christoph Heer, Head Design System & IP, Intel Mobile Communication, DE Navraj Nandra, Senior Director, Synopsys, US James McNiven, Vice President, ARM, UK

**Abstract:** While today's SOCs systematically use a range of IP blocks, meeting end product requirements, such as power, performance and area, remain an obstacle on reusing off-the-shelf IP blocks. The speakers in this executive session will address the current trends and challenges in the semiconductor IP industry and discuss the level of customization versus reuse needed to meet today's SOC requirements.

1830

CLOSE

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA



#### The Quest for Better NoCs

Room - Belle-Etoile 1700-1830

Chair: Pascal Vivet, CEA-LETI, FR Co-Chair: Riccardo Locatelli, ST Microelectronics, FR

This session focuses on the architectural side of NoC design, starting with an asynchronous switch architecture and related tool flow for implementation. The next paper proposes an efficient, single-cycle-propagation technique that reduces NoC traversal latencies. The last paper analyzes the trade-offs of port sharing in NoC routers.

1700

A TRANSITION-SIGNALING BUNDLED DATA NOC SWITCH ARCHITECTURE FOR COST-EFFECTIVE GALS MULTICORE SYSTEMS

Alberto Ghiribaldi<sup>1</sup>, Davide Bertozzi<sup>1</sup>, Steven M. Nowick<sup>2</sup> <sup>1</sup>University of Ferrara, IT, <sup>2</sup>Columbia University, US

1730

SMART: A SINGLE-CYCLE RECONFIGURABLE NOC FOR SOC APPLICATIONS

Chia-Hsin Owen Chen, Sunghyun Park, Tushar Krishna, Suvinay Subramanian Li-Shiuan Peh and Anantha P. Chandrakasan Massachusetts Institute of Technology, US

1800

SWITCH FOLDING: NETWORK-ON-CHIP ROUTERS WITH TIME-MULTIPLEXED OUTPUT PORTS

Giorgos Dimitrakopoulos<sup>1</sup>, Nikodimos Georgiadis<sup>2</sup>, Chrysostomos Nicopoulos<sup>2</sup>, Emmanouil Kalligeros<sup>3</sup> <sup>1</sup>Democritus University of Thrace, GR, <sup>2</sup>University of Cyprus, CY, <sup>3</sup>University of the Aegean, GR

IPs

IP2-1, IP2-2

1830

CLOSE

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA



# EMBEDDED TUTORIAL: Reliability Analysis Reloaded: How Will We Survive?

Room - Stendhal 1700-1830

Organisers: Goerschwin Fey, University of Bremen, DE Matteo Sonza Reorda, Politecnico di Torino, IT

Chair: Bernd Becker, University of Freiburg, DE Co-Chair: Xavier Vera, Intel, ES

Concepts for reliability analysis have been a hot topic in research and industry ever since the introduction of electronic systems over 40 years ago.

#### **TUESDAY**

Reliability problems are expected to increase rapidly for future technology nodes, for many reasons. The sheer complexity of today's and future "more Moore" and "more than Moore" systems as well as the huge universe of potential faults requires reliability analysis to be revisited from this new perspective. This embedded tutorial will focus on reliability analysis from both an academic and an industrial perspective, including different layers of abstraction. The first talk will concentrate on the lowest layer from an industrial perspective, i.e. how we can find models for device-level reliability that may be used for determining the reliability of a system. The second talk will approach state-of-the-art techniques from an academic point of view to evaluate the reliability of complex systems, including virtualization environments. The tutorial will be completed with a talk that describes the development of safety critical systems in industrial automation, in particular pointing out how reliability evaluation is handled on the basis of current safety standards.

1700 RELIABILITY EVALUATION AT THE DEVICE LEVEL AND ITS IMPACT ON DESIGN

Rob Aitken ARM, US

1730 RELIABILITY EVALUATION AT THE SYSTEM LEVEL

Z. T. Kalbarczyk

University of Illinois at Urbana-Champaign, AE

ON EVALUATING THE RELIABILITY OF INDUSTRIAL PRODUCTS AND THE IMPACT OF SAFETY STANDARDS IN AUTOMATION INDUSTRY

Frank Reichenbach ABB Corporate Research, NO

1830 CLOSE

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA



#### Emerging Solutions to Manage Energy/Performance Trade-Offs Along the Memory Hierarchy

Room - Chartreuse 1700-1830

Chair: Mladen Berekovic, Technical University of Braunschweig, DE Co-Chair: Cristina Silvano, Politecnico di Milano, IT

The session discusses emerging solutions to efficiently manage energy/performance trade-offs along the memory hierarchy from caches to secondary storage solutions. The first paper proposes a multiple access cache interface to provide low energy. The second paper introduces an efficient RAM management technique for NAND flash-based storage systems, while the third paper describes a data protection technique for NAND flash storage systems. The fourth paper proposes how to exploit sub-arrays inside a bank to improve the performance of Phase Change Memory, a promising alternative or supplement to DRAM.

#### MALEC: A MULTIPLE ACCESS LOW ENERGY CACHE 1700

Matthias Boettcher<sup>1</sup>, Giacomo Gabrielli<sup>2</sup>, Bashir M. Al-Hashimi<sup>1</sup>, Danny Kershaw<sup>3</sup> <sup>1</sup>University of Southampton, UK, <sup>2</sup>ARM, UK, 3NXP Semiconductors, AT

#### TREEFTL: EFFICIENT RAM MANAGEMENT FOR HIGH 1730 PERFORMANCE OF NAND FLASH-BASED STORAGE SYSTEMS

Chundong Wang and Weng-Fai Wong National University of Singapore, SG

#### DA-RAID-5: A DISTURB AWARE DATA PROTECTION 1800 TECHNIQUE FOR NAND FLASH STORAGE SYSTEMS

Jie Guo<sup>1</sup>, Wujie Wen<sup>1</sup>, Yaojun Zhang<sup>1</sup>, Sicheng Li<sup>2</sup>, Hai Li<sup>1</sup>, Yiran Chen<sup>1</sup>

<sup>1</sup>University of Pittsburgh, US,

<sup>2</sup>Polytechnic Institute of New York University, US

#### **EXPLOITING SUBARRAYS INSIDE A BANK TO IMPROVE** PHASE CHANGE MEMORY PERFORMANCE

Jianhui Yue and Yifeng Zhu University of Maine, US

IP2-3, IP2-4, IP2-5 **IPs** 

CLOSE 1830

1815

**EVENING RECEPTION** SPONSORED BY THE IEEE COUNCIL ON EDA



#### Device Identification and Protection

Room - Meije 1700-1830

Chair: Patrick Koeberl, Intel Labs, DE Co-Chair: Roel Maes, Intrinsic-ID, NL

System designers need secure building blocks for robust protection against physical and network attacks. This session presents the novel construction and implementation of physically unclonable functions as well as recent trends on counter-measure evaluation and realization.

#### COMPREHENSIVE ANALYSIS OF SOFTWARE 1700 COUNTERMEASURES AGAINST FAULT ATTACKS

Nikolaus Theißing<sup>1</sup>, Dominik Merli<sup>2</sup>, Michael Smola<sup>3</sup>, Frederic Stumpf<sup>2</sup>, Georg Sigl<sup>4</sup> <sup>1</sup>Institute of Flight Systems, University of the Armed

Forces, DE, <sup>2</sup>Fraunhofer - AISEC, DE,

3Infineon Technologies, DE

<sup>4</sup>Technische Universität München, DE

#### AN EDA-FRIENDLY PROTECTION SCHEME AGAINST 1730 SIDE-CHANNEL ATTACKS

Ali Galip Bayrak<sup>1</sup>, Nikola Velickovic<sup>1</sup>, Francesco Regazzoni<sup>2</sup>, David Novo Bruna<sup>1</sup>, Philip Brisk<sup>3</sup>, Paolo Ienne<sup>1</sup> <sup>1</sup>EPFL, CH, <sup>2</sup>Alari, CH, <sup>3</sup>UC Riverside, US

#### **TUESDAY**

1745 DESIGN AND IMPLEMENTATION OF A GROUP-BASED RO PUF

Chi-En Yin¹, Gang Qu¹, Qiang Zhou²
¹Univ. of Maryland, College Park, US,
²Tsinghua University, CN

CLOCKPUF: PHYSICAL UNCLONABLE FUNCTIONS BASED ON CLOCK NETWORKS

Yida Yao<sup>1</sup>, Myungbo Kim<sup>1</sup>, Jianmin Li<sup>1</sup>, Igor L. Markov<sup>1</sup>, Farinaz Koushanfar<sup>2</sup> <sup>1</sup>University of Michigan, US, <sup>2</sup>Rice University, US

IP2-6, IP2-7

1830 CLOSE

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA



#### New Techniques for Test Pattern Generation

Room - Bayard 1700-1830

Chair: Sudhakar Reddy, University of Iowa, US
Co-Chair: Matteo Sonza Reorda, Politecnico di Torino, US

The session presents new test pattern generation methods for low power memory cells as well as for dealing with unknown values and delay faults.

ACCURATE QBF-BASED TEST PATTERN GENERATION IN PRESENCE OF UNKNOWN VALUES

Stefan Hillebrecht<sup>1</sup>, Michael A. Kochte<sup>2</sup>, Dominik Erb<sup>1</sup>, Hans-Joachim Wunderlich<sup>2</sup>, Bernd Becker<sup>1</sup> <sup>1</sup>University of Freiburg, DE, <sup>2</sup>University of Stuttgart, DE

1730 TEST SOLUTION FOR DATA RETENTION FAULTS IN LOW-

Leonardo Henrique Bonet Zordan<sup>1</sup>, Alberto Bosio<sup>1</sup>, Patrick Girard<sup>1</sup>, Luigi Dilillo<sup>1</sup>, Aida Todri-Sanial<sup>1</sup>, Arnaud Virazel<sup>1</sup>, Nabil Badereddine<sup>2</sup> <sup>1</sup>LIRMM, FR, <sup>2</sup>Intel Mobile Communications, FR

1800 EFFICIENT SAT-BASED DYNAMIC COMPACTION AND RELAXATION FOR LONGEST SENSITIZABLE PATHS

Matthias Sauer<sup>1</sup>, Sven Reimer<sup>1</sup>, Tobias Schubert<sup>1</sup>, Ilia Polian<sup>2</sup>, Bernd Becker<sup>1</sup> <sup>1</sup>University of Freiburg, DE, <sup>2</sup>University of Passau, DE

IPs IP2-8

1830 CLOSE

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA



# HOT TOPIC: Security Challenges in Automotive Hardware/ Software Architecture Design

Room - Les Bans 1700-1830

Organiser: Samarjit Chakraborty, TU Munich, DE

Chair: Jason Xue, City Univ. of Hong Kong, HK Co-Chair: Dip Goswami, TU Munich, DE

In modern cars, innovations are mainly driven by electronics and software. As a result, top-of-the-range vehicles comprise up to 100 Electronic Control Units (ECUs) and multiple heterogeneous buses connected via gateways. Various wireless communication protocols, like keyless entry systems or WiFi, connect the car with its surroundings while functionality in upcoming cars will be even more based on software with strong wireless connectivity. Similar to the first computers connected to the Internet, current automotive architectures are not designed for security which makes them highly vulnerable to attacks infiltrating the system. This session will focus on discussing this problem and on potential solutions from an embedded systems design perspective.

1700

### SECURITY CHALLENGES IN AUTOMOTIVE HARDWARE/SOFTWARE ARCHITECTURE DESIGN

Florian Sagstetter, Martin Lukasiewycz, Sebastian Steinhorst, Marko Wolf, Alexandre Bouard, William R. Harris, Somesh Jha, Thomas Peyrin, Axel Poschmann and Samarjit Chakraborty -TUM-CREATE, SG

1730

### AUTOMOTIVE IP SECURITY: ENABLER FOR NEW CONNECTED FUNCTIONS IN CAR

Alexandre Bouard - BMW, DE

1800

HACKING CARS: TAKING A LOOK BACK, A LOOK AT AND A LOOK AHEAD ON AUTOMOTIV SECURITY

Marko Wolf - Escrypt, DE

1830

CLOSE

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA



## EXHIBITION THEATRE: Testimonials

Room - Lesdigiueres (Exhibition Theatre) 1700-1830

Organiser/Moderator: Jürgen Haase, edacentrum, DE

In this session industrial testimonials will offer engineers an insight into good working practices and state-of-the-art design methods of market leaders. This sessions features design centering of IO in 28nm FDSOI technology, SoC power integrity verification with focus on analogue/mixed signal macros, data management for future SoCs and evolutionary computation for validation, testing and design automation.

#### **TUESDAY**

DESIGN CENTERING OF IO IN 28NM FDSOI 1700 **TECHNOLOGY** Hubert Degoirat - STMicroelectronics, FR USING APACHE REDHAWK FOR SOC POWER INTEGRITY 1720 VERIFICATION WITH FOCUS ON ANALOGUE/MIXED SIGNAL MACROS Jack Kruppa - Infineon Technologies, DE EVOLUTIONARY COMPUTATION FOR VALIDATION. 1740 TESTING AND DESIGN AUTOMATION Senad Durakovic and Aktan Burcin - Intel, US **DATA MANAGMENT IN FUTURE SOCS MADE EASY** 1800 Axel Jantsch - ELSIP, SE **CLOSE** 1830

EVENING RECEPTION
SPONSORED BY THE IEEE COUNCIL ON EDA

\*

### SPECIAL DAY

### WEDNESDAY 20 MARCH, 2013

0730

REGISTRATION and SPEAKERS' BREAKFAST



### SPECIAL DAY 1 HOT TOPIC -System Approaches to Energy-Efficiency

Room - Oisans 0830-1000

Organiser: Ahmed Jerraya, CEA-LETI-MINATEC, FR

Chair: Patrick Blouet, ST Ericsson, FR

Co-Chair: Ahmed Jerraya, CEA-LETI-MINATEC, FR

At system level, energy consumption optimisation may be the most rewarding. Different approaches may be applied to improve energy efficiency. This Hot-Topic Session explores both system architecture and applications to reach better energy efficiency.

0830

### EXPERIENCES WITH MOBILE PROCESSORS FOR ENERGY EFFICIENT HPC

Alex Ramirez, Nikola Rajovic, Alejandro Rico, James Vipond, Isaac Gelado and Nikola Puzovic BSC, ES

0850

WHAT DESIGNS FOR COMING SUPERCOMPUTERS? Xavier Vigouroux Bull, FR

0910

ENERGY-EFFICIENT IN-MEMORY DATABASE COMPUTING Wolfgang Lehner TU Dresden, DE

0930

### PERFORMANCE ANALYSIS OF HPC APPLICATIONS ON LOW-POWER EMBEDDED PLATFORMS

Luka Stanisic<sup>1</sup>, Brice Videau<sup>1</sup>, Johan Cronsioe<sup>1</sup>, Augustin Degomme<sup>1</sup>, Vania Marangozova-Martin<sup>1</sup>, Arnaud Legrand<sup>1</sup>, Jean-François Méhaut<sup>1</sup>, Jean-François Méhaut<sup>2</sup> <sup>1</sup>CNRS/LIG, FR, <sup>2</sup>UJF/LIG/CEA-Leti, FR

1000

**EXHIBITION BREAK/IP2** 

**≠5.2** 

#### PANEL: Can Energy Harvesting Deliver Enough Power for Automotive Electronics?

Room - Belle-Etoile 0830-1000

Organisers: Tom Kazmierski, University of Southampton, UK Christoph Grimm, TU Kaiserslautern, DE

Chair: Jürgen Haase, Edacentrum, DE

Co-Chair: Norbert Wehn, TU Kaiserslautern, DE

Panellists:

Thomas Herndl - Infineon Technologies, AT Robert Kappel - Graz University of Technology, AT Paul Mitcheson - Imperial College, UK Christoph Grimm - TU Kaiserslautern, DE Tom J. Kazmierski - University of Southampton, UK

The panel will address upcoming technologies aimed at energy efficiency in energy harvester powered sensor networks for automotive applications. It will focus on the main challenge faced by the researchers working in this area: how to design efficiently analogue and digital automotive electronics powered by extremely low levels of harvested energy? The two industrial panelists will outline issues facing battery-less automotive sensor nodes powered by kinetic and thermal energy harvesters. The academic panelists will present currently being developed adaptive harvesters which can deliver maximum energy output in a changing environment, discuss techniques of virtual prototyping for ultra-low energy consumption and methods to analyse and optimise energy management and efficiency in automotive sensor nodes.



#### **Post-Silicon Debug Techniques**

Room - Stendhal 0830-1000

Chair: Jaan Raik, Tallinn University of Technology, EE Co-Chair: Adrian Evans, iRoC Technologies, FR

It is becoming increasingly difficult to fully verify an SoC prior to tape-out resulting in more debug work occurring after first silicon. In the past, the techniques for post-silicon debug were largely adhoc. This session includes papers which highlight a new, emerging body of work which applies advanced algorithms to obtain optimized hardware for post-silicon debug. The first paper describes a new technique for selecting an optimal set of trace signals using a mixture of fast metrics and simulation profiling. In the second paper, the authors apply anomaly detection algorithms similar to those used for fraud detection to the automatic temporal and spatial localization of bugs. The third paper presents a low-area hardware block which can be used to reduce the volume of data that needs to be exported when dumping cache contents in the lab. The final paper tackles a slightly different, but very important aspect of silicon validation problem and proposes an innovative technique to perform BER estimation on high-speed links.

0830

### A HYBRID APPROACH FOR FAST AND ACCURATE TRACE SIGNAL SELECTION FOR POST-SILICON DEBUG

Min Li and Azadeh Davoodi University of Wisconsin - Madison, US

0900

### MACHINE LEARNING-BASED ANOMALY DETECTION FOR POST-SILICON BUG DIAGNOSIS

Andrew DeOrio<sup>1</sup>, Qingkun Li<sup>2</sup>, Matthew Burgess<sup>1</sup>, Valeria Bertacco<sup>1</sup>

<sup>1</sup>University of Michigan, US,

<sup>2</sup>University of Illinois at Urbana-Champaign, US

### O915 SPACE SENSITIVE CACHE DUMPING FOR POST-SILICON VALIDATION

Sandeep Chandran, Smruti R. Sarangi and Preeti Ranjan Panda Indian Institute of Technology Delhi, IN

### o930 FAST AND ACCURATE BER ESTIMATION METHODOLOGY FOR I/O LINKS BASED ON EXTREME VALUE THEORY

Alessandro Cevrero<sup>1</sup>, Nestor Evmorfopoulos<sup>2</sup>, Charalampos Antoniadis<sup>2</sup>, Paolo Ienne<sup>1</sup>, Yusuf Leblebici<sup>1</sup>, Andreas Burg<sup>1</sup>, George Stamoulis<sup>2</sup> <sup>1</sup>EPFL, CH, <sup>2</sup>University of Thessaly, GR

IPs IP2-9

1000 EXHIBITION BREAK/IP2



# Novel Approaches for Real-Time Architectures

Room - Chartreuse 0830-1000

Chair: Cristina Silvano, Politecnico di Milano, IT Co-Chair: Andreas Moshovos, University of Toronto, CA

This section focuses on new approaches for real-time architectures that go beyond classic static approaches. The first paper presents the first practical, effective, and efficient cache design that enables probabilistic worst-case execution time analysis. The second paper presents a novel architecture that enables fast and time-predictable computation for switched hybrid automata, a new modelling framework for power electronics applications. The third paper presents a conservative open-page memory controller policy that improves average-case performance without sacrificing worst-case time guarantees.

### 0830 A CACHE DESIGN FOR PROBABILISTICLY ANALYSABLE REAL-TIME SYSTEMS

Leonidas Kosmidis<sup>1,2</sup>, Jaume Abella<sup>2</sup>, Eduardo Quiñones<sup>2</sup>, Francisco J. Cazorla<sup>3,2</sup> <sup>1</sup>Universitat Politècnica de Catalunya, ES <sup>2</sup>Barcelona Supercomputing Center, ES <sup>3</sup>Spanish National Research Council, ES

# MARTHA: ARCHITECTURE FOR CONTROL AND EMULATION OF POWER ELECTRONICS AND SMART GRID SYSTEMS

Michel Kinsy<sup>1</sup>, Omer Khan<sup>2</sup>, Ivan Celanovic<sup>1</sup>, Srinivas Devadas<sup>1</sup> <sup>1</sup>MIT, US, <sup>2</sup>University of Connecticut, US

### 0930 CONSERVATIVE OPEN-PAGE POLICY FOR MIXED TIMECRITICALITY MEMORY CONTROLLERS

Sven Goossens<sup>1</sup>, Benny Akesson<sup>2</sup>, Kees Goossens<sup>1</sup>
<sup>1</sup>Eindhoven University of Technology, NL
<sup>2</sup>Polytechnic Institute of Porto, PT

IPs IP2-10

1000 EXHIBITION BREAK/IP2



# Error-Aware Adaptive Modern Computing Architectures

Room - Meije 0830-1000

Chair: Marco Santambroglio, Politecnico di Milano, IT Co-Chair: Marian Verhelst, Katholieke Universiteit Leuven, BE

This session covers the area of reliable and adaptive systems for practical computing applications. The scope of this session includes the development, optimization, and practical application mechanisms to compensate for aging and temperature, development of fault-tolerant systems, redundant designs and applications, reconfigurable systems and applications, static and dynamic reconfiguration techniques, context-aware applications, and self-adaptive architectures.

0830

# HOT-SWAPPING ARCHITECTURE WITH BACK-BIASED TESTING FOR MITIGATION OF PERMANENT FAULTS IN FUNCTIONAL UNIT ARRAY

Zoltan E. Rakosi<sup>1</sup>, Masayuki Hiromoto<sup>1</sup>, Hiroshi Tsutsui<sup>1</sup>, Takashi Sato<sup>1</sup>, Yukihiro Nakamura<sup>2</sup>, Hiroyuki Ochi<sup>1</sup> <sup>1</sup>Kyoto University, JP, <sup>2</sup>Ritsumeikan University, JP

0900

### VARIATION-TOLERANT OPENMP TASKING ON TIGHTLY-COUPLED PROCESSOR CLUSTERS

Abbas Rahimi<sup>1</sup>, Andrea Marongiu<sup>2</sup>, Paolo Burgio<sup>2</sup>, Rajesh Gupta<sup>1</sup>, Luca Benini<sup>2</sup> <sup>1</sup>University of California, San Diego, US, <sup>2</sup>University of Bologna, IT

0930

# ACCURATE AND EFFICIENT RELIABILITY ESTIMATION TECHNIQUES DURING ADL-DRIVEN EMBEDDED PROCESSOR DESIGN

Zheng Wang, Kapil Singh, Chao Chen and Anupam Chattopadhyay RWTH Aachen, DE

1000

**EXHIBITION BREAK/IP2** 



# Advances in Mixed-Signal, RF, and MEMS testing

Room - Bayard 0830-1000

Chair: Salvador Mir, TIMA Laboratory, FR Co-Chair: Adoración Rueda, University of Seville, ES

The first paper uses industrial data to demonstrate a technique for reducing the complexity of wafer-level testing of RF transceivers. The second paper presents the experimental validation of a defect detection and error-recovery technique for microfluidic bio-chips. The third paper shows defect-oriented testing in action for a large industrial mixed-signal circuit.

#### HANDLING DISCONTINUOUS EFFECTS IN MODELING 0830 SPATIAL CORRELATION OF WAFER-LEVEL

ANALOG/RF TESTS

Ke Huang<sup>1</sup>, Nathan Kupp<sup>2</sup>, John Carulli<sup>3</sup>, Yiorgos Makris<sup>1</sup>

<sup>1</sup>UT Dallas, US, <sup>2</sup>Yale University, US,

<sup>3</sup>Texas Instruments, US

#### FAULT DETECTION, REAL-TIME ERROR RECOVERY, 0900 AND EXPERIMENTAL DEMONSTRATION FOR DIGITAL MICROFLUIDIC BIOCHIPS

Kai Hu, Bang-Ning Hsu, Andrew Madison, Krishnendu Chakrabarty and Richard Fair Duke University, US

#### FAULT ANALYSIS AND SIMULATION OF LARGE SCALE 0930 INDUSTRIAL MIXED-SIGNAL CIRCUITS

Ender Yilmaz<sup>1</sup>, Geoff Shofner<sup>1</sup>, LeRoy Winemberg<sup>1</sup>, Sule Ozev<sup>2</sup>

<sup>1</sup>Freescale Semiconductor, US,

<sup>2</sup>Arizona State University, US

EXHIBITION BREAK/IP2 1000

IP2-11



IPs

#### **Compilers and Software** Synthesis for Embedded Systems

Room - Les Bans 0830-1000

Chair: Björn Franke, University of Edinburgh, UK Co-Chair: Heiko Falk, Ulm University, DE

This session covers a broad spectrum of topics in compilers, software synthesis, validation, and transformation. The first paper addresses communication optimization for kernels offloaded to accelerators. It is followed by a paper focussing on concurrency in a synchronous model of computation. The third paper deals with source-level cache modelling. The fourth paper proposes the management of heap data of tasks which are executed on a multi-core architecture with limited local memory.

0830

#### OPTIMIZING REMOTE ACCESSES FOR OFFLOADED KERNELS: APPLICATION TO HIGH-LEVEL SYNTHESIS FOR FPGA

Christophe Alias<sup>1</sup>, Alain Darte<sup>2</sup>, Alexandru Plesco<sup>1</sup> <sup>1</sup>INRIA, FR, <sup>2</sup>CNRS, FR

0900

#### SEQUENTIALLY CONSTRUCTIVE CONCURRENCY -A CONSERVATIVE EXTENSION OF THE SYNCHRONOUS MODEL OF COMPUTATION

Reinhard von Hanxleden<sup>1</sup>, Michael Mendler<sup>2</sup>, Joaquin Aguado<sup>2</sup>, Björn Duderstadt<sup>1</sup>, Insa Fuhrmann<sup>1</sup>, Stephen Mercer<sup>3</sup>, Christian Motika<sup>1</sup>, Owen O'Brien<sup>3</sup> <sup>1</sup>Kiel University, DE, <sup>2</sup>Bamberg University, DE,

3National Instruments, US

0930 FAST AND ACCURATE CACHE MODELING IN SOURCE-LEVEL SIMULATION OF EMBEDDED SOFTWARE

> **Zhonglei Wang and Jörg Henkel** Karlsruhe Institute of Technology, DE

AUTOMATIC AND EFFICIENT HEAP DATA MANAGEMENT FOR LIMITED LOCAL MEMORY MULTICORE ARCHITECTURES

> **Ke Bai and Aviral Shrivastava** Arizona State University, US

IPs IP2-12, IP2-13

1000 EXHIBITION BREAK/IP2



#### **Interactive Presentations**

#### Room - Salle de Reception 1000-1030

Interactive Presentations run simulatenously during a 30-minute slot. A poster associated to the IP paper is on display throughout the morning. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation.

AN EFFICIENT NETWORK-ON-CHIP ARCHITECTURE
BASED ON ISOLATING LOCAL AND NON-LOCAL
COMMUNICATIONS

Vahideh Akhlaghi<sup>1</sup>, Mehdi Kamal<sup>1</sup>, Ali Afzali-Kusha<sup>1</sup>, Massoud Pedram<sup>2</sup>

<sup>1</sup>University of Tehran, IR,

<sup>2</sup>University of Southern California, US

IP2-2 SVR-NOC: A PERFORMANCE ANALYSIS TOOL FOR NETWORK-ON-CHIPS USING LEARNING-BASED SUPPORT VECTOR REGRESSION MODEL

Zhiliang Qian<sup>1</sup>, Da-Cheng Juan<sup>2</sup>, Paul Bogdan<sup>2</sup>, Chi-Ying Tsui<sup>1</sup>, Diana Marculescu<sup>2</sup>, Radu Marculescu<sup>2</sup> <sup>1</sup>Hong Kong University of Science and Technology, HK, <sup>2</sup>Carnegie Mellon University, US

THE FUTURE OF GPGPU MICRO-ARCHITECTURAL PARAMETERS

Cedric Nugteren, Gert-Jan van den Braak and Henk Corporaal

Eindhoven University of Technology, NL

SYNCHRONIZING CODE EXECUTION ON ULTRA-LOWPOWER EMBEDDED MULTI-CHANNEL SIGNAL ANALYSIS PLATFORMS

> Ahmed Yasir Dogan, Jeremy Constantin, Ruben Braojos Lopez, Giovanni Ansaloni, Andreas Burg, David Atienza EPFL, CH

USING SYNCHRONIZATION IN POWER-AWARE ACCELERATORS

Ali Jooya and Amirali Baniasadi University of Victoria, CA

\*

#### IP2-6 MEMRISTOR PUFS: A NEW GENERATION OF MEMORY-BASED PHYSICALLY UNCLONABLE FUNCTIONS

Unal Kocabas<sup>1</sup>, Patrick Koeberl<sup>2</sup>, Ahmad-Reza Sadeghi<sup>3</sup>
<sup>1</sup>Technische Universität Darmstadt, DE
<sup>2</sup>Intel, DE, <sup>3</sup>Technische Universität Darmstadt, DE
and Fraunhofer SIT Darmstadt, DE

### WIRELESS SENSOR NETWORK SIMULATION FOR SECURITY AND PERFORMANCE ANALYSIS

Álvaro Díaz¹, Pablo Sanchez¹, Juan Sancho², Juan Rico² ¹University of Cantabria, ES, ²TST Sistemas, ES

### PROCESS-VARIATION-AWARE IDDQ DIAGNOSIS FOR NANO-SCALE CMOS DESIGNS - THE FIRST STEP

Chia-Ling (Lynn) Chang¹, Charles H.-P. Wen¹, Jayanta Bhadra²

<sup>1</sup>National Chiao Tung University, TW <sup>2</sup>Freescale Semiconductor, US

### IP2-9 AUTOMATED DETERMINATION OF TOP LEVEL CONTROL SIGNALS

Rohit Jain, Praveen Tiwari, Soumen Ghosh Synopsys, IN

# IP2-10 AN EFFICIENT AND FLEXIBLE HARDWARE SUPPORT FOR ACCELERATING SYNCHRONIZATION OPERATIONS ON THE STHORM MANY-CORE ARCHITECTURE

Farhat Thabet, Yves Lhuillier, Caaliph Andriamisaina, Jean-Marc Philippe and Raphael David CEA LIST, FR

### IP2-11 ELECTRICAL CALIBRATION OF SPRING-MASS MEMS CAPACITIVE ACCELEROMETERS

Lingfei Deng¹, Vinay Kundur¹,
Naveen Sai Jangala Naga¹, Muhlis Kenan Ozel¹,
Ender Yilmaz¹, Sule Ozev¹, Bertan Bakkaloglu¹,
Sayfe Kiaei¹, Divya Pratab², Tehmoor Dar²
¹Arizona State University, US,
²Freescale Semiconductor, US

### IP2-12 SOFTWARE ENABLED WEAR-LEVELING FOR HYBRID PCM MAIN MEMORY ON EMBEDDED SYSTEMS

Jingtong Hu<sup>1</sup>, Qingfeng Zhuge<sup>2</sup>, Chun Xue<sup>3</sup>, Wei-Che Tseng<sup>1</sup>, Edwin Sha<sup>1</sup> <sup>1</sup>University of Texas at Dallas, US, <sup>2</sup>Chongqing University, CN, <sup>3</sup>City University of Hong Kong, HK

### IP2-13 PROBABILISTIC TIMING ANALYSIS ON CONVENTIONAL CACHE DESIGNS

Leonidas Kosmidis<sup>1</sup>, Charlie Curtsinger<sup>2</sup>, Eduardo Quiñones<sup>3</sup>, Jaume Abella<sup>3</sup>, Emery Berger<sup>2</sup>, Francisco Cazorla<sup>4</sup>

<sup>1</sup>Universitat Politècnica de Catalunya and Barcelona Supercomputing Center, ES,

<sup>2</sup>University of Massachusetts Amherst, US,

<sup>3</sup>Barcelona Supercomputing Center, ES

<sup>4</sup>Barcelona Supercomputing Center and and IIIA-CSIC, ES



### SPECIAL DAY SESSION: EMBEDDED TUTORIAL - HW-SW Architecture Approaches to Energy-Efficiency

Room - Oisans 1100-1230

Organiser: Ahmed Jerraya - CEA-LETI-MINATEC, FR

Chair: Agnès Fritsch - Thales Group, FR Co-Chair: Ahmed Jerraya - CEA-LETI-MINATEC, FR

Traditionally HW-SW interfaces are defined twice using two different models: one representing HW from a SW point of view, and one representing SW from a HW point of view. These separate views create a discontinuity in the design process and inevitably induces non-optimised designs from an energy-efficiency point of view. This embedded tutorial presents a HW view, a SW view, and an integrated HW-SW view to study the different approaches to energy efficiency

1100

#### IC ARCHITECTURE APPROACHES TO ENERGY-EFFICIENCY

Thomas Pflueger IBM, DE

1130

SW ARCHITECTURE
David Rusling Linaro, UK

1200

#### HW-SW INTEGRATION FOR ENERGY-EFFICIENT/VARIABILITY-AWARE COMPUTING

Gasser Ayad<sup>1</sup>, Andrea Acquaviva<sup>1</sup>, Enrico Macii<sup>1</sup>, Brahim Sahbi<sup>2</sup> and Romain Lemaire<sup>2</sup> <sup>1</sup>Politecnico di Torino, IT, <sup>2</sup>CEA-Leti, FR

1230

**LUNCH BREAK** 



### HOT TOPIC: Emerging Nanoscale Devices: A Booster for High Performance Computing

Room - Belle-Etoile 1100-1230

Organisers: Pierre-Emmanuel Gaillardon - EPFL, CH

Giovanni De Micheli - EPFL, CH

Chair: Giovanni De Micheli, EPFL, CH Co-Chair: Ahmed Jerraya, CEA, LETI, Minatec, FR

As the semiconductor industry advances into the era of nanotechnology, the devices are expected to be scaled down to their physical and economic limits. These limitations require the industry to explore the use of novel materials and device structures able to replace the current CMOS transistors within the next few years. In this session, we elaborate on novel and emerging technologies, from advanced Silicon devices to carbon electronics, that can help pushing the Moore's Law beyond. We will detail the novel physical design techniques, architectural organizations and CAD tools identified to keep improving the performance of the computation structures, while maintaining an acceptable yield.

### NEAR-THRESHOLD VOLTAGE DESIGN IN NANOSCALE CMOS

Vivek De Intel, US

#### ULTRA-WIDE VOLTAGE RANGE DESIGNS IN FULLY-DEPLETED SILICON-ON-INSULATOR FET

Edith Beigné<sup>1</sup>, Philippe Flatresse<sup>2</sup>, Bastien Giraud<sup>1</sup>, Jean-Philippe Noel<sup>2</sup>, Olivier Thomas<sup>1</sup>, Anuj Grover<sup>2</sup>, Thomas Benoist<sup>1</sup>, Fady Abouzeid<sup>2</sup>, Yvain Thonnart<sup>1</sup>, Bertrand Pelloux-Prayer<sup>2</sup>, Sébastien Bernard<sup>1</sup>, Sylvain Clerc<sup>2</sup>, Guillaume Moritz<sup>1</sup>, Philippe Roche<sup>2</sup>, Olivier Billoint<sup>1</sup>, Julien Le Coz<sup>2</sup>, Yves Maneglia<sup>1</sup>, Sylvain Engels<sup>2</sup>, Alexandre Valentian<sup>1</sup>, Robin Wilson<sup>2</sup> <sup>1</sup>CEA-LETI, Minatec, FR, <sup>2</sup>STMicroelectronics, FR

### CARBON NANOTUBE CIRCUITS: OPPORTUNITIES AND CHALLENGES

Hai Wei, Max Shulaker, Gage Hills, Hong-Yu Chen, Chi-Shuen Lee, Luckshitha Liyanage, Jie Jerry Zhang, H.-S. Philip Wong and Subhasish Mitra Stanford University, US

# VERTICALLY-STACKED DOUBLE-GATE NANOWIRE FETS WITH CONTROLLABLE POLARITY: FROM DEVICES TO REGULAR ASICS

Pierre-Emmanuel Gaillardon, Luca Gaetano Amarù, Shashikanth Bobba, Michele De Marchi, Davide Sacchetto, Yusuf Leblebici and Giovanni De Micheli EPFL. CH

1230 LUNCH BREAK



#### Verification and Simulation Support for Architecture

Room - Stendhal 1100-1230

Chair: Valeria Bertacco, University of Michigan, US Co-Chair: Elena Vatajelu, LIRMM, FR

With processor architectures becoming increasingly complex and concurrent, new verification ideas are needed to rescue them from being bug-ridden. This session addresses a number of key issues in this domain: simulation performance, correctness of concurrency, and of the models used to validate the software running on them. The session presents solutions to boost the performance of architectural simulators and cache simulation and to effectively verify memory transactions with respect to consistency.

### 0N-THE-FLY VERIFICATION OF MEMORY CONSISTENCY WITH CONCURRENT RELAXED SCOREBOARDS

**Leandro S. Freitas, Eberle A. Rambo and Luiz C. V. dos Santos** Federal University of Santa Catarina, BR

### FAST CACHE SIMULATION FOR HOST-COMPILED SIMULATION OF EMBEDDED SOFTWARE

Kun Lu, Daniel Mueller-Gritschneder and Ulf Schlichtmann Technische Universitaet Muenchen, DE

1200

#### A CRITICAL-SECTION-LEVEL TIMING SYNCHRONIZATION APPROACH FOR DETERMINISTIC MULTI-CORE INSTRUCTION-SET SIMULATIONS

Fan-Wei Yu, Bo-Han Zeng, Yu-Hung Huang, Hsin-I Wu, Che-Rung Lee, Ren-Song Tsay National Tsing Hua University, TW

1215

### MULTI-LEVEL PHASE ANALYSIS FOR SAMPLING SIMULATION

Jiaxin Li<sup>1</sup>, Weihua Zhang<sup>1</sup>, Haibo Chen<sup>2</sup>, Binyu Zang<sup>1</sup>
<sup>1</sup>Fudan University, CN,
<sup>2</sup>Shanghai Jiaotong University, CN

Silangilar oldotolig

1230

IP3-1

1230

**LUNCH BREAK** 



#### Design Space Exploration for Application Specific Architectures

Room - Chartreuse 1100-1230

Chair: Andreas Moshovos, University of Toronto, CA Co-Chair Georgi Gaydadjiev, Chalmers University of Technology, SE

This session presents a collection of papers that advances design space exploration for application-specific customization. The first paper proposes an analytical meta-model for area and delay to predict the quality of the design points in co-processor synthesis leading to significant speed-up in the design space exploration process. The second paper designs an application-specific customization of memory hierarchy for multi-view video coding. The final paper in this session employs an analytical model to reduce the number of cycle-accurate simulations for exploration of many-core embedded platforms.

1100

# A META-MODEL ASSISTED COPROCESSOR SYNTHESIS FRAMEWORK FOR COMPILER/ARCHITECTURE PARAMETERS CUSTOMIZATION

Sotirios Xydis, Gianluca Palermo, Vittorio Zaccaria and Cristina Silvano Politecnico Di Milano, IT

1130

## ENERGY-EFFICIENT MEMORY HIERARCHY FOR MOTION AND DISPARITY ESTIMATION IN MULTIVIEW VIDEO CODING

Felipe Sampaio<sup>1</sup>, Bruno Zatt<sup>2</sup>, Muhammad Shafique<sup>2</sup>, Luciano Agostini<sup>3</sup>, Sergio Bampi<sup>1</sup>, Jörg Henkel<sup>2</sup>

<sup>1</sup>Federal University of Rio Grande do Sul, BR

<sup>2</sup>Karlsruhe Institute of Technology, DE

<sup>3</sup>Federal University of Pelotas, BR

1200

# IMPROVING SIMULATION SPEED AND ACCURACY FOR MANY-CORE EMBEDDED PLATFORMS WITH ENSEMBLE MODELS

Edoardo Paone<sup>1</sup>, Nazanin Vahabi<sup>1</sup>, Vittorio Zaccaria<sup>1</sup>, Cristina Silvano<sup>1</sup>, Diego Melpignano<sup>2</sup>, Germain Haugou<sup>2</sup>, Thierry Lepley<sup>2</sup>

<sup>1</sup>Politecnico di Milano, IT, <sup>2</sup>STMicroelectronics, FR

IP3-2, IP3-3, IP3-4 **IPs** 

**LUNCH BREAK** 1230



### Reliable Multi-Processor Computing Systems Design

Room - Meije 1100-1230

Chair: Jose Avala, Complutense University of Madrid, ES Co-Chair Vincenzo Rana, EPFL, CH

This session tackles the problems of task mapping and allocation for latest multi-processor systems under possible error conditions. The first paper deals with task mapping to maximize the correct operation of multi-processor architectures under reliability constrained setups. The second paper proposes a new scheduling framework for processing systems that can adapt to different fault tolerance requirements. The third paper explores methods to use coarse-grained reconfigurable architectures in order to guarantee reliable system-level behavior, and the fourth paper explores the development of a configurable soft-error resilience approach to achieve reliable specific instruction-set processing architectures.

1100

#### RELIABILITY-DRIVEN TASK MAPPING FOR LIFETIME EXTENSION OF NETWORKS-ON-CHIP BASED MULTIPROCESSOR SYSTEMS

Anup Das, Akash Kumar and Bharadwaj Veeravalli National University of Singapore, SG

1130

#### A WORK-STEALING SCHEDULING FRAMEWORK SUPPORTING FAULT TOLERANCE

Yizhuo Wang, Weixing Ji, Feng Shi and Qi Zuo Beijing Institute of Technology, CN

1200

#### A COST-EFFECTIVE SELECTIVE TMR FOR HETEROGENEOUS COARSE-GRAINED RECONFIGURABLE ARCHITECTURES BASED ON DFG-LEVEL **VULNERABILITY ANALYSIS**

Takashi Imagawa, Hiroshi Tsutsui, Hiroyuki Ochi, and Takashi Sato Kyoto University, JP

1215

#### CSER: HW/SW CONFIGURABLE SOFT-ERROR RESILIENCY FOR APPLICATION SPECIFIC INSTRUCTION-SET PROCESSORS

Tuo Li1, Muhammad Shafigue2, Semeen Rehman2, Swarnalatha Radhakrishnan<sup>1</sup>, Roshan Ragel<sup>1</sup>, Jude Angelo Ambrose<sup>1</sup>, Jörg Henkel<sup>2</sup>, Sri Parameswaran<sup>1</sup>

<sup>1</sup>University of New South Wales, AU <sup>2</sup>Karlsruhe Institute of Technology, DE

IPs

IP3-5, IP3-6, IP3-7

1230

**LUNCH BREAK** 



# HOT TOPIC: Energy-Efficient Design and Test Techniques for Future Multi-Core Systems

Room - Bayard 1100-1230

Organiser:

Krishnendu Chakrabarty - Duke University, US

Chair: Mehdi Tahoori, Karlsruhe Institute of Technology, DE Co-Chair: Paul Pop, Technical University of Denmark, DE

In this hot topic session, the speakers will describe new, far-reaching design methods and test techniques that achieve energy efficiency and low defect escapes in massively integrated single-chip computing platforms. By integrating design, design automation, and test content, this session will provide a holistic view of multi-core systems to DATE attendees.

1100 ENERGY-EFFICIENT MULTICORE CHIP DESIGN THROUGH CROSS-LAYER APPROACH

Paul Wettin<sup>1</sup>, Jacob Murray<sup>1</sup>, Partha Pratim Pande<sup>1</sup>, Behrooz Shirazi<sup>1</sup>, Amlan Ganguly<sup>2</sup> <sup>1</sup>Washington State University, US <sup>2</sup>Rochester Institute of Technology, US

BREAKING THE ENERGY BARRIER IN FAULT-TOLERANT
CACHES FOR MULTICORE SYSTEMS

Paul Ampadu<sup>1</sup>, Meilin Zhang<sup>1</sup>, Vladimir Stojanovic<sup>2</sup>
<sup>1</sup>University of Rochester, US
<sup>2</sup>Massachusetts Institute of Technology, US

1140 TESTING FOR SOCS WITH ADVANCED STATIC AND DYNAMIC POWER-MANAGEMENT CAPABILITIES

Chrysovalantis Kavousianos¹ and Krishnendu Chakrabarty² ¹University of Ioannina, GR, ²Duke University, US

TOWARDS ADAPTIVE TEST OF MULTI-CORE RF SOCS
Rajesh Mittal, Lakshmanan Balasubramanian,
Chethan Kumar Y. B., V. R Devanathan,
Mudasir Kawoosa and Rubin A. Parekhji Texas Instruments, IN

1230 LUNCH BREAK



### Model-Based Design and Verification for Embedded Systems

Room - Les Bans 1100-1230

Chair: Wang Yi, Uppsala University, SE Co-Chair: Saddek Bensalem, Verimag, FR

This session includes four papers. The first and the third papers present two different techniques to solve design optimization problems for systems with multiple conflicting constraints on timing, buffer, and energy.

The second and the last papers address issues on performance bottlenecks and weakly real-time guarantees in multi-core systems as well as real-time systems in the presents of sporadic workload bursts.

A SATISFIABILITY APPROACH TO SPEED ASSIGNMENT FOR DISTRIBUTED REAL-TIME SYSTEMS

**Pratyush Kumar, Devesh B. Chokshi and Lothar Thiele** ETH Zurich, CH

DATA MINING MPSOC SIMULATION TRACES TO IDENTIFY CONCURRENT MEMORY ACCESS PATTERNS

**Sofiane Lagraa, Alexandre Termier and Frédéric Pétrot** Grenoble Institute of Technology, FR

MODEL-BASED ENERGY OPTIMIZATION OF AUTOMOTIVE CONTROL SYSTEMS

Joost-Pieter Katoen<sup>1</sup>, Thomas Noll<sup>1</sup>, Thomas Santen<sup>2</sup>, Dirk Seifert<sup>2</sup>, Hao Wu<sup>1</sup> <sup>1</sup>RWTH Aachen University, DE, <sup>2</sup>Microsoft Research, DE

1215 FORMAL ANALYSIS OF SPORADIC BURSTS IN REAL-

**Sophie Quinton, Mircea Negrean and Rolf Ernst** TU Braunschweig, DE

1230 LUNCH BREAK



# EXHIBITION THEATRE: Silicon Europe – Leading European Regions Join Forces

Room - Lesdigiueres (Exhibition Theatre) 1100-1230

Organiser: Jürgen Haase - edacentrum, DE Moderator: Thomas Reppe - Silicon Saxony, DE

Four of the leading European micro- and nanoelectronics regions are joining their research, development and production expertise to form the transnational, research-driven cluster "Silicon Europe - The Leaders for Energy Efficient ICT Electronics". The cluster partners from Germany, Belgium, France and the Netherlands are linked by a common goal: They aim to secure and expand Europe's position as the world's leading center for energy efficient micro- and nanoelectronics and information and communications technology (ICT). In order to reach this goal, Silicon Saxony (Dresden/Germany), DSP Valley (Belgium), Minalogic (Grenoble/France) and High Tech NL (Eindhoven/Netherlands) are cooperating in research, development and business expertise. Together they represent about 800 research institutes and companies, which account for more than 150,000 jobs; among the companies are global market leaders such as Philips, NXP, Globalfoundries, Infineon, STMicroelectronics, Schneider Electric und Thales. This makes Silicon Europe one of the largest technology clusters of the world.

1100

SILICON EUROPE - CLUSTER ALLIANCE FOR EUROPEAN MICRO- AND NANOELECTRONICS INDUSTRY - TOPICS, CHALLENGES, OPPORTUNITIES

Thomas Reppe, Silicon Saxony, DE

MINALOGIC: FROM RESEARCH TO INDUSTRY
Jean Chabbal, Minalogic, FR

1135 SILICON SAXONY - A HIGH TECH LOCATION OF GREAT DIVERSITY

Andreas Brüning, Silicon Saxony, DE

THE DUTCH SEMICON CLUSTER: A COMPLETE VALUE CHAIN

Ben van der Zon, High Tech NL, NL

DSP VALLEY - REGION OF EXCELLENCE IN EMBEDDED SIGNAL PROCESSING SYSTEMS DESIGN

Peter Simkens, DSP Valley, BE

Thomas Reppe and Andreas Brüning, Silicon Saxony, DE

Jean Chabbal, Minalogic, FR Ben van der Zon, High Tech NL, NL Peter Simkens, DSP Valley, BE

1230 LUNCH BREAK



## SPECIAL DAY 1 LUNCH-TIME KEYNOTE

Room - Oisans 1330-1400

1330 ENERGY-EFFICIENT COMPUTING
John Goodacre, ARM, UK

Since the first mobile computer, power efficiency was a key measure for success. As the need for performance ever increases, the energy cost of performance has metric well beyond just the life of the battery in mobile. Energy efficiency is now the driver in most consumer products, the compute density of a server, and has become the primary limit in the delivery of high performance. During this talk we will consider the various power related limitations of compute while discovering how the techniques and new capabilities introduced into mobile computing also bring the flexibility to address the limitations of the traditional computing approach.

1400

EXHIBITION BREAK



### SPECIAL DAY 1 HOT TOPIC -Many-Core SoC Approaches to Energy-Efficiency

Room - Oisans 1430-1600

\*

Organiser:

Ahmed Jerraya - CEA-LETI-MINATEC, FR

Chair: Marc Duranton, CEA, FR

Co-Chair: Ahmed Jerraya, CEA-LETI-MINATEC, FR

Moderators:

Marc Duranton, CEA, FR Ahmed Jerraya, CEA-LETI-MINATEC, FR

The evolution of the semiconductor industry is allowing intensive computing on a single chip through heterogeneous and homogeneous architectures. This increase in compute density on a single chip is both a threat and an opportunity for energy-efficiency. This Hot-Topic Session presents different many-core SoC approaches to improve energy-efficiency.

DEVELOPMENT OF LOW POWER MANY-CORE SOC FOR MULTIMEDIA APPLICATIONS

Takashi Miyamori, Hui Xu, Takeshi Kodaka, Hiroyuki Usui, Toru Sano and Jun Tanabe Toshiba, JP

SOC LOW-POWER PRACTICES FOR WIRELESS APPLICATIONS

Nicolas Darbel and Stephane Lecomte, ST-Ericsson, FR

FUTURE LOW-POWER SOC
Koji Inoue, Kyushu University, JP

3D INTEGRATION FOR POWER-EFFICIENT COMPUTING
Denis Dutoit, Eric Guthmuller and Ivan Miro-Panades
CEA-Leti, FR

1600 EXHIBITION BREAK/IP3

**≯7.2** 

# Formal Verification Algorithms and Models

Room - Belle-Etoile 1430-1600

Chair: Christoph Scholl, University of Freiburg, DE Co-Chair: Jason Baumgartner, IBM, US

The session covers an application of formal methods to the verification of Transactional Memories as well as techniques to broaden the scope of modern core verification techniques. The first paper presents a formal model for Hybrid Transactional Memories and a correctness proof based on this formalization. The second paper extends IC3 / PDR (a recent, highly successful method for model checking by incrementally building inductive invariants) from Boolean formulas to quantifier-free formulas with bit vectors. Finally, the third paper presents a method for semi-canonical labeling And Inverter Graphs which aims at speeding-up sequential verification by identifying isomorphic structures.

VERIFYING SAFETY AND LIVENESS FOR THE FLEXTM
HYBRID TRANSACTIONAL MEMORY

Parosh Abdulla<sup>1</sup>, Sandhya Dwarkadas<sup>2</sup>, Ahmed Rezine<sup>3</sup>, Arrvindh Shriraman<sup>4</sup>, Yunyun Zhu<sup>1</sup> <sup>1</sup>Uppsala University, SE <sup>2</sup>Rochester University, US, <sup>3</sup>Linköping University, SE <sup>4</sup>Simon Fraser University, CA

QF\_BV MODEL CHECKING WITH PROPERTY DIRECTED REACHABILITY

Tobias Welp¹ and Andreas Kuehlmann² ¹University of California at Berkeley, US, ²Coverity, US

A SEMI-CANONICAL FORM FOR SEQUENTIAL AIGS
Alan Mishchenko¹, Niklas Een¹, Robert Brayton¹,
Michael Case², Pankaj Chauhan², Nikhil Sharma²
¹UC Berkeley, US, ²Calypto Design Systems, US

IP3-8, IP3-9, IP3-10

1600 EXHIBITION BREAK/IP3

**≯**7.3

#### **Dynamic Reconfiguration**

Room - Stendhal 1430-1600

Chair: Diana Goehringer, Karlsruhe Institute of Technology, DE Co-Chair: Fabrizio Ferrandi, Politecnico di Milano, IT

In this session dynamic reconfiguration techniques are presented and exploited in new tools and hardware architectures. The first paper deals with an algorithm for prefetching dynamic partial bit streams in hardware platforms that support dynamic partial reconfiguration. The second paper introduces a new tool performing dynamic circuit synthesis for designing reconfigurable multi-mode circuits. The two short papers propose first a generic binary format for VLIW processors with adaptive issue-widths and second a modular IP-core based approach to simplify the design of run-time reconfigurable systems.

1430 DYNAMIC CONFIGURATION PREFETCHING BASED ON PIECEWISE LINEAR PREDICTION

Adrian Lifa, Petru Eles and Zebo Peng Linköping University, SE

AN AUTOMATIC TOOL FLOW FOR THE COMBINED IMPLEMENTATION OF MULTI-MODE CIRCUITS

Brahim Al Farisi<sup>1</sup>, Karel Bruneel<sup>1</sup>, João M. P. Cardoso<sup>2</sup>, Dirk Stroobandt<sup>1</sup> <sup>1</sup>University of Ghent, BE, <sup>2</sup>University of Porto, PT

SUPPORT FOR DYNAMIC ISSUE WIDTH IN VLIW PROCESSORS USING GENERIC BINARIES

**Anthony Brandon and Stephan Wong** TUDelft, NL

THE RECOBLOCK SOC PLATFORM:A FLEXIBLE ARRAY OF REUSABLE RUN-TIME-RECONFIGURABLE IP-BLOCKS

**Byron Navas, Ingo Sander and Johnny Öberg** KTH Stockholm, SE

IPS IP3-11, IP3-12

1600 EXHIBITION BREAK/IP3

## ¥7.4

#### **Emerging Memory**

Room - Chartreuse 1430-1600

Chair: Ian O'Connor, Lyon Institute of Nanotechnology, FR Co-Chair: Siddharth Garg, University of Waterloo, CA

This session has three papers discussing STT-MRAM based Cache, Dual-Port Acces STT-MRAM, and NAND FLASH storage with PRAM/DRAM Hybrid Buffer.

1430 OAP: AN OBSTRUCTION-AWARE CACHE MANAGEMENT POLICY FOR STT-RAM LAST-LEVEL CACHES

**Jue Wang, Xiangyu Dong, Yuan Xie** Pennsylvania State University, US

1500 STT-RAM CELL DESIGN SUPPORTING DUAL-PORT ACCESSES

Xiuyuan Bi<sup>1</sup>, Mohamed Anis Weldon<sup>2</sup>, Hai Li<sup>1</sup>
<sup>1</sup>University of Pittsburgh, US,
<sup>2</sup>Polytechnic Institute of New York University, US

LOW COST POWER FAILURE PROTECTION FOR MLC
NAND FLASH STORAGE SYSTEMS WITH PRAM/DRAM
HYBRID BUFFER

**Jie Guo, Jun Yang, Youtao Zhang and Yiran Chen** University of Pittsburgh, US

IP3-13, IP3-14, IP3-15, IP3-16

**EXHIBITION BREAK/IP3** 



IPs

1600

# Energy-efficient architectures and software design for power-constrained systems

Room - Meije 1430-1600

Chair: Geoff Merrett, University of Southampton, UK Co-Chair: Gangadhar Garipelli, EPFL, CH

This session proposes new solutions for energy-efficient hardware design and software architectures targetting highly power-constrained environments. The first two papers in this session address energy-optimized architectures and algorithms for distributed systems operating in smart buildings and cars. The last two papers present the design of low-power signal acquisition approaches and innovative processing architectures for electrocorticographic (ECOG) and electrocardiogram (ECG) biosignals analysis.

1430

### OPTIMAL CONTROL OF A GRID-CONNECTED HYBRID ELECTRICAL ENERGY STORAGE SYSTEM FOR HOMES

Yanzhi Wang<sup>1</sup>, Xue Lin<sup>1</sup>, Sangyoung Park<sup>2</sup>, Naehyuck Chang<sup>2</sup>, Massoud Pedram<sup>1</sup> <sup>1</sup>University of Southern California, US <sup>2</sup>Seoul National University, KR

### RADAR SIGNATURE IN MULTIPLE TARGET TRACKING SYSTEM FOR DRIVER ASSISTANT APPLICATION

Haisheng Liu<sup>1</sup> and Smail Niar<sup>2</sup>

<sup>1</sup>Nantong University, FR,

<sup>2</sup>Universite de Valenciennes, FR

### 1515 DEVELOPMENT OF A FULLY IMPLANTABLE RECORDING SYSTEM FOR ECOG SIGNALS

Jonas Pistor, Janpeter Hoeffmann, David Rotermund, Elena Tolstosheeva, Tim Schellenberg, Dmitriy Boll, Victor Gordillo-Gonzales, Sunita Mandon, Dagmar Peters-Drolshagen, Andreas Kreiter, Martin Schneider, Walter Lang, Klaus Pawelzik, and Steffen Paul

University of Bremen, DE

### A METHODOLOGY FOR EMBEDDED CLASSIFICATION OF HEARTBEATS USING RANDOM PROJECTIONS

**Rubén Braojos, Giovanni Ansaloni and David Atienza** École Polytechnique Fédérale de Lausanne, CH

IP3-17, IP3-18, IP3-19, IP3-20

1600 EXHIBITION BREAK/IP3



## On-Line Approaches Towards Processor Resilience

Room - Bayard 1430-1600

Chair: Yiorgos Makris, University of Texas, Dallas, US Co-Chair: Xavier Vera, Intel, ES

This session brings the audience papers dealing with on-line detection and resilience for processors by task replication and redundant execution.

1430 EFFICIENT SOFTWARE BASED FAULT TOLERANCE APPROACH ON MULTICORE PLATFORMS

Hamid Mushtaq, Zaid Al-Ars and Koen Bertels TU Delft, NL

USING EXPLICIT OUTPUT COMPARISONS FOR FAULT TOLERANT SCHEDULING (FTS) ON MODERN HIGH-PERFORMANCE PROCESSORS

Yue Gao, Sandeep K. Gupta and Melvin Breuer University of Southern California, US

LOW COST PERMANENT FAULT DETECTION USING ULTRA-REDUCED INSTRUCTION SET CO-PROCESSORS

Sundaram Ananthanarayan¹, Siddharth Garg², Hiren Patel²

<sup>1</sup>Stanford University, US, <sup>2</sup>University of Waterloo, CA

\*

IPs IP3-21, IP3-22

1600 EXHIBITION BREAK/IP3



# EMBEDDED TUTORIAL: From multi-core SoC to scale-out processors

Room - Les Bans 1430-1600

Organiser: Marcello Coppola - STMicroelectronics, FR

Chair: Marcello Coppola, STMicroelectronics, FR Co-Chair: Luca Fanucci, University of Pisa, IT

Advanced computing is generally recognized as a way to accelerate progress in scientific research in the 21st Century. Heterogeneous multicore architecture has long been accepted within embedded computing the way to deliver improved performance and subsequent improved power efficiency. However to build a usable system within an affordable power budget both architectures and applications will need to change dramatically. These changes will impact all scales of computing from single MPSoC to racks to supercomputers. The entire computing industry faces the same power, memory, concurrency and programmability challenges. While Mobile, Consumer systems target the best tradeoff between area, performance and power, scale-out datacenters have additional challenges, notably performance per total cost of ownership (performance/TCO). Emerging applications (e.g., data serving and web search) that run in these datacenters operate on vast datasets that are not accommodated by on-die caches of existing server chips. Large caches reduce the die area available for cores and lower performance through long access latency when instructions are fetched. In this embedded tutorial, we will introduce the next generation multicore ARM based SoC to address the challenge of maintaining the homogeneity of the software architecture while extending to the benefits of heterogeneity. Then we will introduce the future evolutions of multicore architectures in mobile and consumer SoCs, describing how gates will be used to meet the new application requirements. Finally, we introduce a methodology for designing scalable and efficient scaleout server processors that facilitates the design of optimal multi-core configurations, which divide the server processor's real estate into performance-optimal modules that couple many lean cores with a small last-level cache to maximize throughput per area given a power budget.

1430	THE 64BITS MULTICORE ARM BASED SOC John Goodacre - ARM, UK
1500	VIRTICAL: THE VIRTUALIZATION READY SoC PLATFORM FOR MOBILE AND CONSUMER George Kornaros¹ and Marcello Coppola² ¹TEI, GR, ²STMicroelectronics, FR
1530	SCALE OUT PROCESSORS Babak Falsafi EPFL, CH
1600	EXHIBITION BREAK/IP3



#### **Interactive Presentations**

#### Room - Salle de Reception 1600-1630

Each Interactive Presentation will run in a 30 minute presentation slot and will additionally be supported by a poster which will be on display throughout the afternoon. Additionally, each IP will be briefly introduced in a one-minute presentation in the relevant regular session.

IP3-1 HYPEI

## HYPERVISED TRANSIENT SPICE SIMULATIONS OF LARGE NETLISTS & WORKLOADS ON MULTI-PROCESSOR SYSTEMS

Grigorios Lyras, Dimitrios Rodopoulos, Antonis Papanikolaou and Dimitrios Soudris NTUA-ECE-MicroLab, GR

IP3-2 STATICALLY-SCHEDULED APPLICATION-SPECIFIC PROCESSOR DESIGN: A CASE-STUDY ON MMSE MIMO EOUALIZATION

Mostafa Rizk<sup>1, 2</sup>, Amer Baghdadi<sup>1</sup>, Michel Jezequel<sup>1</sup>, Yasser Mohana<sup>2</sup>, Youssef Atat<sup>2</sup> <sup>1</sup>Telecom Bretagne, FR, <sup>2</sup>Lebanese University, LB

IP3-3 EXPLORING RESOURCE MAPPING POLICIES FOR DYNAMIC CLUSTERING ON NOC-BASED MPSOCS

**Gustavo Girao, Thiago Santini and Flavio Wagner** Federal University of Rio Grande do Sul, BR

IP3-4 CHARACTERIZING THE PERFORMANCE BENEFITS OF FUSED CPU/GPU SYSTEMS USING FUSIONSIM

Vitaly Zakharenko¹, Tor Aamodt², Andreas Moshovos¹¹University of Toronto, CA,²University of British Columbia, CA

IP3-5 RELIABILITY ANALYSIS FOR INTEGRATED CIRCUIT AMPLIFIERS USED IN NEURAL MEASUREMENT SYSTEMS

Nico Hellwege, Nils Heidmann, Dagmar Peters-Drolshagen and Steffen Paul University of Bremen, DE

IP3-6 ON-LINE TESTING OF PERMANENT RADIATION EFFECTS IN RECONFIGURABLE SYSTEMS

Luca Cassano<sup>1</sup>, Dario Cozzi<sup>2</sup>, Sebastian Korf<sup>2</sup>, Jens Hagemeyer<sup>2</sup>, Mario Porrmann<sup>2</sup>, Luca Sterpone<sup>3</sup> <sup>1</sup>University of Pisa, IT, <sup>2</sup>Bielefeld University, DE, <sup>3</sup>Politecnico di Torino, IT

AN APPROACH FOR REDUNDANCY IN FLEXRAY
NETWORKS USING FPGA PARTIAL RECONFIGURATION
Shanker Shreejith<sup>1</sup>, Kizheppatt Vipin<sup>1</sup>,
Suhaib A Fahmy<sup>1</sup>, Martin Lukasiewycz<sup>2</sup>

<sup>1</sup>Nanyang Technological University, SG, <sup>2</sup>TUM CREATE, SG

FAST CONE-OF-INFLUENCE COMPUTATION AND
ESTIMATION IN PROBLEMS WITH MULTIPLE PROPERTIES

Carmelo Loiacono¹, Marco Palena¹, Paolo Pasini¹, Denis Patti¹, Stefano Quer¹, Stefano Ricossa¹, Danilo Vendraminetto¹, Jason Baumgartner² ¹Politecnico di Torino, IT, ²IBM Research, US

### USING CUBES OF NON-STATE VARIABLES WITH PROPERTY DIRECTED REACHABILITY

John Backes and Marc Riedel University of Minnesota, US

### IP3-10 BRIDGING THE GAP BETWEEN DUAL PROPAGATION AND CNF-BASED OBF SOLVING

Alexandra Goultiaeva<sup>1</sup>, Martina Seidl<sup>2</sup>, Armin Biere<sup>2</sup>
<sup>1</sup>University of Toronto, CA,
<sup>2</sup>Johannes Kepler University, AT

DANCE DISTRIBUTED ADDITION

# IP3-11 DANCE: DISTRIBUTED APPLICATION-AWARE NODE CONFIGURATION ENGINE IN SHARED RECONFIGURABLE SENSOR NETWORKS

Chih-Ming Hsieh, Zhonglei Wang and Jörg Henkel Karlsruhe Institute of Technology, DE

### IP3-12 HYBRID INTERCONNECT DESIGN FOR HETEROGENEOUS HARDWARE ACCELERATORS

Cuong Pham-Quoc<sup>1</sup>, Jan Heisswolf<sup>2</sup>, Stephan Werner<sup>2</sup>, Zaid Al-Ars<sup>1</sup>, Jürgen Becker<sup>2</sup>, Koen Bertels<sup>1</sup> <sup>1</sup>Delft University of Technology, NL <sup>2</sup>Karlsruhe Institute of Technology, DE

### IP3-13 SPAC: A SEGMENT-BASED PARALLEL COMPRESSION FOR BACKUP ACCELERATION IN NONVOLATILE PROCESSORS

Xiao Sheng, Yiqun Wang, Yongpan Liu and Huazhong Yang Tsinghua University, CN

# THE DESIGN OF SUSTAINABLE WIRELESS SENSOR NETWORK NODE USING SOLAR ENERGY AND PHASE CHANGE MEMORY

**Ping Zhou<sup>1</sup>, Youtao Zhang<sup>2</sup>, Jun Yang<sup>2</sup>**<sup>1</sup>Intel, US <sup>2</sup>Univ. of Pittsburgh, US

#### IP3-15 OPTICAL LOOK UP TABLE

Zhen Li, Sébastien Le Beux, Christelle Monat, Xavier Letartre and Ian Oconnor Lyon Institute of Nanotechnology, FR

### IP3-16 A VERILOG-A MODEL FOR RECONFIGURABLE LOGIC GATES BASED ON GRAPHENE PN-JUNCTIONS

Sandeep Miryrala, Mehrdad Montazeri, Andrea Calimera, Enrico Macii and Massimo Poncino Politecnico di Torino, IT

### IP3-17 A SURVEY OF MULTI-SOURCE ENERGY HARVESTING SYSTEMS

Alex S. Weddell<sup>1</sup>, Michele Magno<sup>2</sup>, Davide Brunelli<sup>3</sup>, Geoff V. Merrett<sup>1</sup>, Bashir M. Al-Hashimi<sup>1</sup>, Luca Benini<sup>2</sup> <sup>1</sup>University of Southampton, UK, <sup>2</sup>University of Bologna, IT, <sup>3</sup>University of Trento, IT

#### IP3-18 CAPITAL COST-AWARE DESIGN AND PARTIAL SHADING-AWARE ARCHITECTURE OPTIMIZATION OF A RECONFIGURABLE PHOTOVOLTAIC SYSTEM

Yanzhi Wang<sup>1</sup>, Xue Lin<sup>1</sup>, Jaemin Kim<sup>2</sup>, Naehyuck Chang<sup>2</sup>, Massoud Pedram<sup>1</sup> <sup>1</sup>University of Southern California, US <sup>2</sup>Seoul National University, KR

IP3-19 AN ULTRA-LOW POWER HARDWARE ACCELERATOR ARCHITECTURE FOR WEARABLE COMPUTERS USING DYNAMIC TIME WARPING

Reza Lotfian and Roozbeh Jafari

University of Texas at Dallas, US

IP3-20 EFFICIENT CACHE ARCHITECTURES FOR RELIABLE HYBRID VOLTAGE OPERATION USING EDC CODES

**Bojan Maric<sup>1, 2</sup>, Jaume Abella<sup>2</sup>, Mateo Valero<sup>1, 2</sup>**<sup>1</sup>Barcelona Supercomputing Center, ES,
<sup>2</sup>Universitat Politecnica de Catalunya, ES

IMPROVING FAULT TOLERANCE USING HARDWARE-SOFTWARE-CO-SYNTHESIS

Heinz Riener<sup>1</sup>, Stefan Frehse<sup>1</sup>, Goerschwin Fey<sup>2</sup>
<sup>1</sup>University Bremen, DE, <sup>2</sup>German Aerospace Center, DE

IP3-22 A DYNAMIC SELF-ADAPTIVE CORRECTION METHOD FOR ERROR RESILIENT APPLICATION

Yan Luming, Liang Huaguo, Huang Zhengfeng Hefei University of Technology, CN



#### SPECIAL DAY 1 HOT TOPIC -Fabrication Technology Approaches to Energy-Efficiency

Room - Oisans 1700-1830

Organiser/Chair:

Ahmed Jerraya, CEA-LETI-MINATEC, FR

SoC designs integrate an increasing number of heterogeneous programmable units (CPU, GPU, ASIP sub-systems), sophisticated interconnect, innovative memory architecture, and are using energy-efficient libraries that target advanced fabrication process technologies. This Hot-Topic Session presents the key challenges for aligning the most advanced fabrication technologies, FDSOI with circuit and architecture technologies to master energy-efficiency.

UTBB FD-SOI: A PROCESS/DESIGN SYMBIOSIS FOR BREAKTHROUGH ENERGY-EFFICIENCY

Philippe Magarshack, Philippe Flatresse, and Giorgio Cesana ST Microelectronics, FR

WIRELESS INTERCONNECT FOR BOARD AND CHIP LEVEL

Gerhard Fettweis, Najeeb ul Hassan, Lukas Landau and Erik Fischer TU Dresden, DE

\*

1740 ENERGY-EFFICIENT LIBRARIES

Yannick Nevers ARM, FR

1800 FUTURE MEMORY AND INTERCONNECT TECHNOLOGIES

Yuan Xie

Penn State University, US

1830 CLOSE



### Scheduling for Real-Time Embedded Systems

Room - Belle-Etoile 1700-1830

Chair: Wido Kruijtzer, Synopsys, NL Co-Chair: Jan Madsen, Technical University of Denmark, DK

The first paper addresses the challenge of integrating a safety-critical real-time system consisting of a set of single cores into a multi-core system, with the aim to reduce recertification cost. The second paper presents a scheduling approach for multiple media streams, efficiently utilizing available resources. The third paper presents a methodology for the priority assignment of processes and messages in event-triggered systems with tight end-to-end real-time deadlines.

1700

#### OPTIMIZED SCHEDULING OF MULTI-IMA PARTITIONS WITH EXCLUSIVE REGION FOR SYNCHRONIZED REAL-TIME MULTI-CORE SYSTEMS

Jung-Eun Kim<sup>1</sup>, Man-Ki Yoon<sup>1</sup>, Sungjin Im<sup>2</sup>, Richard Bradford<sup>3</sup>, Lui Sha<sup>1</sup> <sup>1</sup>University of Illinois at Urbana-Champaign, US, <sup>2</sup>Duke University, US, <sup>3</sup>Rockwell Collins, US

1730

### QUALITY-AWARE MEDIA SCHEDULING ON MPSoC PLATFORMS

Deepak Gangadharan<sup>1</sup>, Samarjit Chakraborty<sup>2</sup>, Roger Zimmermann<sup>3</sup> <sup>1</sup>DTU Informatics, DK, <sup>2</sup>TU Munich, DE, <sup>3</sup>University of Singapore, SG

1800

### PRIORITY ASSIGNMENT FOR EVENT-TRIGGERED SYSTEMS USING MATHEMATICAL PROGRAMMING

Martin Lukasiewycz¹, Sebastian Steinhorst¹, Samarjit Chakraborty² ¹TUM CREATE, SG, ²TUM, DE

IPs

IP4-1, IP4-2

1830

CLOSE

**≠8.3** 

#### **Logic Synthesis Techniques**

Room - Stendhal 1700-1830

Chair: Michel Berkelaar, Delft University of Technology, NL Co-Chair: Jordi Cortadella, Universitat Politècnica Catalunya, ES

The first paper of this session presents a new multi-level optimization technique based on Boolean Relations. The second paper proposes a methodology to incorporate human intuition into Engineering Change Orders. The third paper describes a retiming technique for Soft-Error optimization.

### MINIMIZATION OF P-CIRCUITS USING BOOLEAN RELATIONS

Anna Bernasconi<sup>1</sup>, Valentina Ciriani<sup>2</sup>, Gabriella Trucco<sup>2</sup>, Tiziano Villa<sup>3</sup>

<sup>1</sup>Universita' di Pisa, IT,

<sup>2</sup>Universita' degli Studi di Milano, IT,

<sup>3</sup>Universita' degli Studi di Verona, IT

### 1730 INTUITIVE ECO SYNTHESIS FOR HIGH PERFORMANCE CIRCUITS

Haoxing Ren<sup>1</sup>, Ruchir Puri<sup>1</sup>, Lakshmi Reddy<sup>1</sup>, Smita Krishnaswamy<sup>2</sup>, Cindy Washburn<sup>1</sup>, Joel Earl<sup>1</sup>, Joachim Keinert<sup>1</sup>

<sup>1</sup>IBM, DE, <sup>2</sup>Columbia University, US

### 1800 RETIMING FOR SOFT ERROR MINIMIZATION UNDER ERROR-LATCHING WINDOW CONSTRAINTS

Yinghai Lu<sup>1</sup> and Hai Zhou<sup>2</sup>

<sup>1</sup>Synopsys, US, <sup>2</sup>Northwestern University, US

IP4-3, IP4-4, IP4-5

1830 CLOSE



#### **High-Speed Robust NoCs**

Room - Chartreuse 1700-1830

Chair: Luca Carloni, Columbia University, Us Co-Chair: Georgios Dimitrakopoulos, Thrace University, GR

This session explores the challenges and opportunities offered by current and future manufacturing technologies. The first paper proposes a cutting-edge, extremely-high-frequency implementation. The other two papers take steps to combat aging effects due to NBTI phenomena.

EXPLORING TOPOLOGIES FOR A SOURCE-SYNCHRONOUS RING-BASED NETWORK-ON-CHIP

Ayan Mandal, Sunil Khatri and Rabi Mahapatra Texas A&M University, US

PROACTIVE AGING MANAGEMENT IN HETEROGENEOUS
NOCS THROUGH A CRITICALITY-DRIVEN ROUTING
APPROACH

Dean Michael Ancajas, Koushik Chakraborty and Sanghamitra Roy Utah State University, US

1800 SENSOR-WISE METHODOLOGY TO FACE NBTI STRESS
OF NoC BUFFERS

**Davide Zoni and William Fornaciari** Politecnico di Milano, IT

IPs IP4-6, IP4-7

1830 CLOSE



#### Industrial Experiences with Embedded System Design

Room - Meije 1700-1830

Chair: Roberto Zafalon, ST Microelectronics, IT Co-Chair: Ralf Pferdmenges, Infineon Technologies, DE

This session feature six industrial research and practice cases for the design of embedded systems. Attendees will learn about future research demands and latest developments in design automation and embedded software.

1700

### DESIGNING TIGHTLY-COUPLED EXTENSION UNITS FOR THE STxP70 PROCESSOR

Yves Janin, Valérie Bertin, Hervé Chauvet, Thomas Deruyter, Christophe Eichwald, Olivier-André Giraud, Vincent Lorquet and Thomas Thery STMicroelectronics, FR

1715

# FAST AND ACCURATE METHODOLOGY FOR POWER ESTIMATION AND REDUCTION OF PROGRAMMABLE ARCHITECTURE

Erwan Piriou<sup>1</sup>, Raphael David<sup>1</sup>, Fahim Rahim<sup>2</sup> and Solaiman Rahim<sup>3</sup> <sup>1</sup>CEA LIST, FR, <sup>2</sup>Atrenta, FR, <sup>3</sup>Atrenta, US

1730

# A GATE LEVEL METHODOLOGY FOR EFFICIENT STATISTICAL LEAKAGE ESTIMATION IN COMPLEX 32nm CIRCUITS

Smriti Joshi<sup>1</sup>, Anne Lombardot<sup>1</sup>, Marc Belleville<sup>2</sup>, Edith Beigne<sup>2</sup> and Stephane Girard<sup>3</sup> <sup>1</sup>ST Microelectronics FR, <sup>2</sup>CEA, FR, <sup>3</sup>INRIA, FR

1745

### A NEAR-FUTURE PREDICTION METHOD FOR LOW POWER CONSUMPTION ON A MANY-CORE PROCESSOR

Takeshi Kodaka, Akira Takeda, Shunsuke Sasaki, Akira Yokosawa, Toshiki Kizu, Takahiro Tokuyoshi, Hui Xu, Toru Sano, Hiroyuki Usui, Jun Tanabe, Takashi Miyamori and Nobu Matsumoto Toshiba, JP

1800

### TIME- AND ANGLE-TRIGGERED REAL-TIME KERNEL FOR POWERTRAIN APPLICATIONS

Damien Chabrol¹, Didier Roux¹, Vincent David², Mathieu Jan², Moha Ait Hmid², Gilles Zeppa³ and Patrice Oudin³

<sup>1</sup>Krono-Safe, FR, <sup>2</sup>CEA LIST, FR, <sup>3</sup>Delphi Diesel Systems, FR

1815

### AN EXTREMELY COMPACT JPEG ENCODER FOR ADAPTIVE EMBEDDED SYSTEMS

Josef Schneider and Sri Parameswaran UNSW. AU

1830

CLOSE



#### **DfT Methods**

Room - Bayard 1700-1830

Chair: Peter Harrod, ARM, UK Co-Chair: Luigi Dillilo, LIRMM, FR

This session deals with DfT for new design techniques and strategies seen in today's IC manufacturing. Furthermore, algorithmic optimizations to improve test and diagnosis are presented.

NON-INVASIVE PRE-BOND TSV TEST USING RING
OSCILLATORS AND MULTIPLE VOLTAGE LEVELS

**Sergej Deutsch and Krishnendu Chakrabarty** Duke University, US

1730 LFSR SEED COMPUTATION AND REDUCTION USING SMT-BASED FAULT-CHAINING

Dhrumeel Bakshi and Michael Hsiao Virginia Tech, US

SCAN DESIGN WITH SHADOW FLIP-FLOPS FOR LOW PERFORMANCE OVERHEAD AND CONCURRENT DELAY FAULT DETECTION

Sébastien Sarrazin<sup>1</sup>, Samuel Evain<sup>1</sup>, Lirida Alves de Barros Naviner<sup>2</sup>, Yannick Bonhomme<sup>1</sup> and Valentin Gherman<sup>1</sup> <sup>1</sup>CEA-LIST, FR, <sup>2</sup>Telecom ParisTech, FR

1815 ON CANDIDATE FAULT SETS FOR FAULT DIAGNOSIS AND DOMINANCE GRAPHS OF EQUIVALENCE CLASSES

Irith Pomeranz Purdue University, US

IPs IP4-8

1830 CLOSE



#### Monitoring and Control of Cyber Physical Systems

Room - Les Bans 1700-1830

Chair: Rolf Ernst, Technische Universität Braunschweig, DE Co-Chair: Haibo Zeng, McGill University, CA

Cyber-physical systems deal with the tight integration of computers and physical processes, with control and communication as enabling technologies. The integrative aspect is present in all papers, of which the third one focuses on communications, the fourth and fifth ones on controls, and the first two on a combination thereof.

CONTROL-QUALITY DRIVEN DESIGN OF CYBER-PHYSICAL SYSTEMS WITH ROBUSTNESS GUARANTEES

Amir Aminifar<sup>1</sup>, Petru Eles<sup>1</sup>, Zebo Peng<sup>1</sup> and Anton Cervin<sup>2</sup>

<sup>1</sup>Linköping University, SE, <sup>2</sup>Lund University, SE

## 1730 COMPOSITIONAL ANALYSIS OF SWITCHED ETHERNET TOPOLOGIES

Reinhard Schneider, Licong Zhang, Dip Goswami, Alejandro Masrur and Samarjit Chakraborty Technical University of Munich, De

30 SUPERVISOR SYNTHESIS FOR CONTROLLER UPGRADES Johannes Kloos and Rupak Majumdar MPI-SWS, DE

1800 EVENT DENSITY ANALYSIS FOR EVENT TRIGGERED CONTROL SYSTEMS

Tobias Bund, Benjamin Menhorn, Frank Slomka
Ulm University, DE

MODEL PREDICTIVE CONTROL OVER DELAY-BASED

DIFFERENTIATED SERVICES CONTROL NETWORKS
Riccardo Muradore, Davide Quaglia, Paolo Fiorini
University of Verona, IT

IPs IP4-9, IP4-10

1830 CLOSE



#### HOT TOPIC: Countering Counterfeit Attacks on Micro-Electronics

Room - Lesdigiueres (Exhibition Theatre) 1700-1830

Organisers:

Erik Jan Marinissen - IMEC, BE Ingrid Verbauwhede - KU Leuven, BE

Chair: Steven Jeter, Infineon Technologies, DE Co-Chair: Ingrid Verbauwhede, KU Leuven, BE

Counterfeited ICs are an increasing problem. In 2011, a record high of 1,363 counterfeit-part incidents were reported world-wide, representing a \$169B risk. Counterfeit incidents include the relatively straight-forward extra production at an outsourced manufacturing site for sales through alternative channels, but also the technically more advanced Trojan Horse "sniffer" ICs hidden in a 3D die stack of a telecom product. What can semiconductor suppliers do in technology, design, and test to assure that their customers get to use only genuine components in their systems?

ANTI-COUNTERFEITING TECHNOLOGIES
IMPLEMENTATION INTO IC PACKAGES: CHALLENGES
AND ACHIEVEMENTS

**Nathalie Kae-Nune and Stephanie Pesseguier** ST Microelectronics, FR

ANTI-COUNTERFEITING TECHNIQUES IN IC DESIGN Benjamin Levine Cryptography Research, US

ANTI-COUNTERFEITING WITH HARDWARE INTRINSIC SECURITY

Vincent van der Leest and Pim Tuyls Intrinsic-ID, NL

1830 CLOSE

## Special Day More-than-Moore

#### THURSDAY 21 MARCH, 2013

0730

REGISTRATION and SPEAKERS' BREAKFAST



# SPECIAL DAY 2 - HOT TOPIC: Smart Grid and Buildings

Room - Oisans 0830-1000

Organiser: Luca Benini, Università di Bologna IT

Chair: Andrea Acquaviva, Politecnico di Torino, IT Co-Chair: Luca Benini, Università di Bologna, IT

This session will provide a top-down view of energy management and optimization in Smart Environments, with emphasis on Buildings and grid-level integration. The first paper will focus on the design and computer-aided optimization of regional policies for generation, storage and distribution of sustainable energy. The second paper will give a holistic view of grids and building as cyber-physical systems and propose autonomic approaches for managing them. Finally, the third paper will look at design challenges for the distributed smart energy metering infrastructure, with the ultimate goal of reaching self-sustainability through energy harvesting

0830

#### SUSTAINABLE ENERGY POLICIES: RESEARCH CHALLENGES AND OPPORTUNITIES

**Michela Milano** Università di Bologna, IT

0930

#### SELF-AWARE CYBER-PHYSICAL SYSTEMS AND APPLICATIONS IN SMART BUILDINGS AND CITIES

Levent Gurgen, Ozan Gunalp, Yazid Benazzouz and Mathieu Galissot CEA-LETI, FR

1000

## PERPETUAL AND LOW-COST POWER METER FOR MONITORING RESIDENTIAL AND INDUSTRIAL APPLIANCES

Davide Brunelli<sup>1</sup>, Giacomo Paci<sup>2</sup>, Domenico Balsamo<sup>3</sup> and Danilo Porcarelli<sup>3</sup> <sup>1</sup>University of Trento, IT <sup>2</sup>Wispes, IT <sup>3</sup>Università di Bologna, IT

1000

**EXHIBITION BREAK/IP4** 



# System-Level Analysis and Simulation

Room - Belle-Etoile 0830-1000

Chair: Wolfgang Müller, University of Paderborn, DE Co-Chair: Christian Haubelt, University of Rostock, DE

This session covers different approaches to system-level analysis and simulation. The first two papers propose novel techniques to improve accuracy and simulation speed for TLM and dataflow models. The last two papers present novel approaches to timing analysis and model understanding.

0830

## ANALYTICAL TIMING ESTIMATION FOR TEMPORALLY DECOUPLED TLMS CONSIDERING RESOURCE CONFLICTS

Kun Lu, Daniel Mueller-Gritschneder and Ulf Schlichtmann

Technische Universitaet Muenchen, DE

0900

#### TOWARDS PERFORMANCE ANALYSIS OF SDFGS MAPPED TO SHARED-BUS ARCHITECTURES USING MODEL-CHECKING

Maher Fakih<sup>1</sup>, Kim Grüttner<sup>1</sup>, Martin Fränzle<sup>2</sup> and Achim Rettberg<sup>2</sup>

<sup>1</sup>OFFIS Institute for Information Technology, DE <sup>2</sup>Carl von Ossietzky University, DE

0930

## TOWARD POLYCHRONOUS ANALYSIS AND VALIDATION FOR TIMED SOFTWARE ARCHITECTURES IN AADL

Yue Ma¹, Huafeng Yu¹, Thierry Gautier¹, Loic Besnard², Paul Le Guernic¹, Jean-Pierre Talpin¹ and Maurice Heitz³ ¹INRIA, FR, ²IRISA/CNRS, FR,

<sup>3</sup>C-S Communication & Systems, FR

0945

## TUNING DYNAMIC DATA FLOW ANALYSIS TO SUPPORT DESIGN UNDERSTANDING

Jan Malburg¹, Alexander Finder¹, Görschwin Fey²¹University of Bremen, DE, ²German Aerospace Center, DE

IPs

IP4-11, IP4-12, IP4-13

1000

**EXHIBITION BREAK/IP4** 



#### Thermal/Power Management Techniques for Energy-Efficient Systems

Room - Stendhal 0830-1000

Chair: Wolfgang Nebel, University of Oldenburg, DE Co-Chair: Alberto Macii, Politecnico di Torino, IT

This session presents four papers on power/thermal techniques for energy efficient systems. The first paper proposes an ultra-low-power management circuit for a miniature sensor node completely powered by an energy harvester for autonomous operation. The second paper presents a bio-inspired power saving method to reduce the power consumption of LED backlit panels. The third paper combines clock and power gating to save energy in disabled flip-fops. And finally the fourth paper introduces a new thermal sensor placement algorithm by exploiting the correlation of power estimation errors among functional blocks.

#### **THURSDAY**

A SUB-UA POWER MANAGEMENT CIRCUIT IN 0.18um CMOS FOR ENERGY HARVESTERS

Biswajit Mishra, Cyril Botteron, Gabriele Tasselli, Christian Robert and Pierre A Farine EPFL, CH

0900 SALIENCY AWARE DISPLAY POWER MANAGEMENT

Yang Xiao<sup>1</sup>, Kevin Irick<sup>1</sup>, Dongwha Shin<sup>2</sup>, Naehyuck Chang<sup>2</sup> and Vijay Narayanan<sup>1</sup> <sup>1</sup>Pennsylvania State University, US, <sup>2</sup>Seoul National University, KR

0930 ACTIVE-MODE LEAKAGE REDUCTION WITH DATA-RETAINED POWER GATING

Andrew B. Kahng<sup>1</sup>, Seokhyeong Kang<sup>1</sup> and Bongil Park<sup>2</sup>
<sup>1</sup>UC San Diego, US, <sup>2</sup>Samsung Electronics, KR

0945 A POWER-DRIVEN THERMAL SENSOR PLACEMENT ALGORITHM FOR DYNAMIC THERMAL MANAGEMENT

Hai Wang<sup>1</sup>, Sheldon Tan<sup>2</sup>, Sahana Swarup<sup>2</sup> and Xue-Xin Liu<sup>2</sup>

<sup>1</sup>University of Electronic Science and Technology of China, CN, <sup>2</sup>University of California, Riverside, US

IP4-14, IP4-15

1000 EXHIBITION BREAK/IP4

#### **Emerging Architectures**

Room - Chartreuse 0830-1000

Chair: Yvain Thonnart, CEA-LETI, FR Co-Chair: Michael Niemier, University of Notre Dame, US

This session covers emerging architectures including 3D multi-core processors, reversible logic, and rotary oscillators.

O830 SPARSE-ROTARY OSCILLATOR ARRAY (SROA) DESIGN FOR POWER AND SKEW REDUCTION

Ying Teng and Baris Taskin Drexel University, US

0900 REVERSIBLE LOGIC SYNTHESIS OF k-INPUT, m-OUTPUT LOOKUP TABLES

Alireza Shafaei, Mehdi Saeedi, Massoud Pedram University of Southern California, US

0930 3D-MMC: A MODULAR 3D MULTI-CORE ARCHITECTURE
WITH EFFICIENT RESOURCE POOLING

Tiansheng Zhang¹, Alessandro Cevrero², Giulia Beanato², Panagiotis Athanasopoulos², Ayse Coskun¹ and Yusuf Leblebici² ¹Boston University, US, ²EPFL, CH

IP4-16, IP4-17, IP4-18

1000 EXHIBITION BREAK/IP4



# Manufacturing and Design Security

Room - Meije 0830-1000

Chair: Fresco Regazzoni, TU Delft / University of Lugano, CH Co-Chair: Patrick Schaumont, Virginia Tech, US

This session describes novel results in the manufacturing and operation of secure chips. The first paper addresses the risks in a secure manufacturing process, and presents a suitable countermeasure. A major risk in secure manufacturing is the insertion of hardware trojans in the design; the second and third paper describe detection techniques for such malicious insertions. The proposed techniques use delay measurements, and multi-modal characterization to achieve high detection probability despite the effects of manufacturing variation. An attacker may also target the design phase and steal intellectual property. The fourth paper introduces a reverse engineering technique to reconstruct a design from a low-level netlist. To answer these threats, we will need new tools and methods. The last paper in this session presents a design method to analyze timing-based security leaks in a design.

0830

#### IS SPLIT MANUFACTURING SECURE?

Jeyavijayan Rajendran¹, Ozgur Sinanoglu² and Ramesh Karri¹

<sup>1</sup>Polytechnic Institute of New York University, US <sup>2</sup>New York University - Abu Dhabi, AE

0900

#### TROJAN DETECTION VIA DELAY MEASUREMENTS: A NEW APPROACH TO SELECT PATHS AND VECTORS TO MAXIMIZE EFFECTIVENESS AND MINIMIZE COST

**Byeongju Cha and Sandeep K. Gupta** University of Southern California, US

0930

## HIGH-SENSITIVITY HARDWARE TROJAN DETECTION USING MULTIMODAL CHARACTERIZATION

Kangqiao Hu<sup>1</sup>, Abdullah N. Nowroz<sup>2</sup>, Sherief Reda<sup>2</sup> and Farinaz Koushanfar<sup>1</sup>

<sup>1</sup>Rice University, US, <sup>2</sup>Brown University, US

IPs

IP4-19, IP4-20

1000

EXHIBITION BREAK/IP4

**≠9.6** 

#### Improving IC Quality and Lifetime Though Advanced Characterisation

Room - Bayard 0830-1000

Chair: Rob Aitken, ARM, US

Co-Chair: Mehdi Tahoori, Karlsruhe Institute of Technology, DE

Papers in this session address a broad range of challenges which we face in advanced technologies: how NAND flash ages and how this can be measured, how to ensure high yield for SRAM by doing very

#### **THURSDAY**

effective simulations, and an adaptive self-calibrating synchronizer that can cope with supply voltage, temperature and process variation.

0830

THRESHOLD VOLTAGE DISTRIBUTION IN MLC NAND FLASH MEMORY: CHARACTERIZATION, ANALYSIS AND MODELING

Yu Cai<sup>1</sup>, Erich Haratsch<sup>2</sup>, Onur Mutlu<sup>1</sup>, Ken Mai<sup>1</sup>
<sup>1</sup>Carnegie Mellon University, US, <sup>2</sup>LSI Corporation, US

0900

EFFICIENT IMPORTANCE SAMPLING FOR HIGH-SIGMA YIELD ANALYSIS WITH ADAPTIVE ONLINE SURROGATE MODELING

Jian Yao, Zuochang Ye, Yan Wang Tsinghua University, CN

0930

METASTABILITY CHALLENGES FOR 65NM AND BEYOND; SIMULATION AND MEASUREMENTS

Salomon Beer<sup>1</sup>, Ran Ginosar<sup>1</sup>, Jerome Cox<sup>2</sup>, Tom Chaney<sup>2</sup> and Davis M. Zar<sup>2</sup> <sup>1</sup>Technion, IL, <sup>2</sup>Blendics, US

IPs

IP4-21

1000

**EXHIBITION BREAK/IP4** 

**≠9.7** 

#### Design and Scheduling

Room - Les Bans 0830-1000

Chair: Giuseppe Lipari, ENS – Cachan, FR Co-Chair: Stefan Petters, CISTER/INESC-TEC, ISEP, PT

This session present novel research finding on design and analysis technique for real-time systems. The first paper presents an achitecture for optimally configuring a multi-channel memory controller, so to reduce contention when accessing memory in a multi-processor on-chip system. The second paper presents a method for optimizing the scheduling parameters for a hierarchical scheduling system, where sub-systems can have different periods. The third paper presents a design methodology for code generation of real-time systems from synchronous FSM specifications. Finally, the last paper presents a real-time contention manager for transactional memory based systems.

0830

## ARCHITECTURE AND OPTIMAL CONFIGURATION OF A REAL-TIME MULTI-CHANNEL MEMORY CONTROLLER

Manil Dev Gomony<sup>1</sup>, Benny Akesson<sup>2</sup> and Kees Goossens<sup>1</sup>

<sup>1</sup>Eindhoven University of Technology, NL <sup>2</sup>Polytechnic Institute of Porto, PT

0900

# HOLISTIC DESIGN PARAMETER OPTIMIZATION OF MULTIPLE PERIODIC RESOURCES IN HIERARCHICAL SCHEDULING

Man-Ki Yoon<sup>1</sup>, Jung-Eun Kim<sup>1</sup>, Richard Bradford<sup>2</sup> and Lui Sha<sup>1</sup>

<sup>1</sup>University of Illinois at Urbana-Champaign, US <sup>2</sup>Rockwell Collins, US

## 0930 ROBUST AND EXTENSIBLE TASK IMPLEMENTATION OF SYNCHRONOUS FINITE STATE MACHINES

Qi Zhu¹, Peng Deng¹, Marco Di Natale², and Haibo Zeng³

<sup>1</sup>University of California, Riverside, US <sup>2</sup>Scuola Superiore Sant'Anna, IT <sup>3</sup>McGill University, CA

6945 FBLT: A REAL-TIME CONTENTION MANAGER WITH IMPROVED REAL-TIME SCHEDULABILITY

**Mohammed Elshambakey and Binoy Ravindran** Virginia Tech, US

IPs IP4-22, IP4-23

1000 EXHIBITION BREAK/IP4



#### **Interactive Presentations**

Room - Salle de Reception 1000-1030

Interactive Presentations run simulatenously during a 30-minute slot. A poster associated to the IP paper is on display throughout the morning. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation.

IP4-1 EFFICIENT AND SCALABLE OPENMP-BASED SYSTEM-LEVEL DESIGN

Alessandro Cilardo, Luca Gallo, Antonino Mazzeo and Nicola Mazzocca

University of Naples Federico II, IT

UTILIZING VOLTAGE-FREQUENCY ISLANDS IN C-TO-RTL SYNTHESIS FOR STREAMING APPLICATIONS

Xinyu He<sup>1</sup>, Shuangchen Li<sup>1</sup>, Yongpan Liu<sup>1</sup>, X. Sharon Hu<sup>2</sup> and Huazhong Yang<sup>1</sup> <sup>1</sup>Tsinghua University, CN, <sup>2</sup>University of Notre Dame, US

IP4-3 BICONDITIONAL BDD: A NOVEL CANONICAL BDD FOR LOGIC SYNTHESIS TARGETING XOR-RICH CIRCUITS

Luca Amarú, Pierre-Emmanuel Gaillardon and Giovanni De Micheli EPFL, CH

OPTIMIZING BDDS FOR TIME-SERIES DATASET MANIPULATION

**Stergios Stergiou and Jawahar Jain** Fujitsu, US

INCORPORATING THE IMPACTS OF WORKLOAD-DEPENDENT RUNTIME VARIATIONS INTO TIMING ANALYSIS

Farshad Firouzi<sup>1</sup>, Saman Kiamehr<sup>1</sup>, Sani Nassif<sup>2</sup> and Mehdi Tahoori<sup>1</sup>

<sup>1</sup>Karlsruhe Institute of Technology, DE <sup>2</sup>IBM, US

#### AN AREA-EFFICIENT NETWORK INTERFACE FOR A TDM-BASED NETWORK-ON-CHIP

Jens Sparsø, Evangelia Kasapaki and Martin Schoeberl Technical University of Denmark, DK

# IP4-7 CARS: CONGESTION-AWARE REQUEST SCHEDULER FOR NETWORK INTERFACES IN NOC-BASED MANYCORE SYSTEMS

Masoud Daneshtalab, Masoumeh Ebrahimi, Juha Plosila and Hannu Tenhunen University of Turku, FI

## IP4-8 A FAST AND EFFICIENT DFT FOR TEST AND DIAGNOSIS OF POWER SWITCHES IN SOCs

Xiaoyu Huang, Jimson Mathew, Rishad A Shafik, Subhashish Bhattacharjee and Dhiraj K Pradhan University of Bristol, UK

## MULTIRATE CONTROLLER DESIGN FOR RESOURCE- AND SCHEDULE-CONSTRAINED AUTOMOTIVE ECUS

Dip Goswami<sup>1</sup>, Alejandro Masrur<sup>1</sup>, Reinhard Schneider<sup>1</sup>, Chun Jason Xue<sup>2</sup> and Samarjit Chakraborty<sup>1</sup> <sup>1</sup>TU Munich, DE, <sup>2</sup>City University, Hong Kong, HK

## IP4-10 DESIGN OF AN ULTRA-LOW POWER DEVICE FOR AIRCRAFT STRUCTURAL HEALTH MONITORING

Alessandro Perelli<sup>1</sup>, Carlo Caione<sup>1</sup>, Luca De Marchi<sup>2</sup>, Davide Brunelli<sup>2</sup>, Alessandro Marzani<sup>1</sup>, and Luca Benini<sup>1</sup>

<sup>1</sup>University of Bologna, IT <sup>2</sup>University of Trento, IT

## TAST AND ACCURATE TLM SIMULATIONS USING TEMPORAL DECOUPLING FOR FIFO-BASED COMMUNICATIONS

Claude Helmstetter<sup>1</sup>, Jérôme Cornet<sup>2</sup>, Matthieu Moy<sup>3</sup>, Pascal Vivet<sup>1</sup> and Bruno Galilée<sup>2</sup> ¹CEA-LETI, FR ²STMicroelectronics, FR ³Verimag, FR

## IP4-12 DETERMINING RELEVANT MODEL ELEMENTS FOR THE VERIFICATION OF UML/OCL SPECIFICATIONS

Julia Seiter, Robert Wille, Mathias Soeken and Rolf Drechsler University of Bremen, DE

#### TOWARDS A GENERIC VERIFICATION METHODOLOGY FOR SYSTEM MODELS

Robert Wille, Martin Gogolla, Mathias Soeken, Mirco Kuhlmann and Rolf Drechsler University of Bremen, DE

# ACTIVE POWER-GATING-INDUCED POWER/GROUND NOISE ALLEVIATION USING PARASITIC CAPACITANCE OF ON-CHIP MEMORIES

Xuan Wang¹, Jiang Xu¹, Wei Zhang², Xiaowen Wu¹, Yaoyao Ye¹, Zhehui Wang¹, Mahdi Nikdast¹ and Zhe Wang¹

<sup>1</sup>Hong Kong University of Science and Technology, HK <sup>2</sup>Nanyang Technological University, SG

#### IP4-15 ADAPTIVE THERMAL MANAGEMENT FOR PORTABLE SYSTEM BATTERIES BY FORCED CONVECTION COOLING

Qing Xie<sup>1</sup>, Siyu Yue<sup>1</sup>, Donghwa Shin<sup>2</sup>, Naehyuck Chang<sup>2</sup> and Massoud Pedram<sup>1</sup> <sup>1</sup>University of Southern California, US <sup>2</sup>Seoul National University, KR

## IP4-16 CACHE COHERENCE ENABLED ADAPTIVE REFRESH FOR VOLATILE STT-RAM

Jianhua Li<sup>1</sup>, Liang Shi<sup>1</sup>, Qingan Li<sup>2</sup>, Chun Jason Xue<sup>3</sup>, Yiran Chen<sup>4</sup> and Yinlong Xu<sup>1</sup>
<sup>1</sup>University of Science and Technology of China, CN,
<sup>2</sup>Wuhan University, CN,

<sup>3</sup>City University of Hong Kong, CN <sup>4</sup>University of Pittsburgh, US

## IP4-17 IS TSV-BASED 3D INTEGRATION SUITABLE FOR INTERDIE MEMORY REPAIR?

Mihai Lefter, George Razvan Voicu, Mottaqiallah Taouil, Marius Enachescu, Said Hamdioui and Sorin Dan Cotofana Delft University of Technology, NL

## THERMOMECHANICAL STRESS-AWARE MANAGEMENT FOR 3D IC DESIGNS

Qiaosha Zou<sup>1</sup>, Tao Zhang<sup>1</sup>, Eren Kursun<sup>2</sup> and Yuan Xie<sup>1</sup> <sup>1</sup>Pennsylvania State University, US <sup>2</sup>IBM research, US

## REVERSE ENGINEERING DIGITAL CIRCUITS USING FUNCTIONAL ANALYSIS

Pramod Subramanyan, Nestan Tsiskaridze, Kanika Pasricha, Dillon Reisman, Adriana Susnea, and Sharad Malik Princeton University, US

#### IP4-20 A PRACTICAL TESTING FRAMEWORK FOR ISOLATING HARDWARE TIMING CHANNELS

Jason Oberg<sup>1</sup>, Sarah Meiklejohn<sup>1</sup>, Timothy Sherwood<sup>2</sup>, and Ryan Kastner<sup>1</sup> <sup>1</sup>UC San Diego, US, <sup>2</sup>UC Santa Barbara, US

# IP4-21 DESIGN AND IMPLEMENTATION OF AN ADAPTIVE PROACTIVE RECONFIGURATION TECHNIQUE FOR SRAM CACHES

Peyman Pouyan, Esteve Amat, Francesc Moll, and Antonio Rubio Universitat Politècnica de Catalunya, Es

# A VIRTUAL PROTOTYPING PLATFORM FOR REAL-TIME SYSTEMS WITH A CASE STUDY FOR A TWO-WHEELED ROBOT

Daniel Mueller-Gritschneder, Kun Lu, Erik Wallander, Marc Greim and Ulf Schlichtmann Technische Universitaet Muenchen, DE

## IP4-23 SUFFICIENT REAL-TIME ANALYSIS FOR AN ENGINE CONTROL UNIT WITH CONSTANT ANGULAR VELOCITIES

Victor Pollex<sup>1</sup>, Timo Feld<sup>1</sup>, Frank Slomka<sup>1</sup>, Ulrich Margull<sup>2</sup>, Ralph Mader<sup>3</sup> and Gerhard Wirrer<sup>3</sup> <sup>1</sup>Ulm University, DE, <sup>2</sup>Ingolstadt University of Applied Sciences, DE, <sup>3</sup>Continental, DE



#### SPECIAL DAY 2 - HOT TOPIC: Smart Data Centers Design and Optimisation

Room - Oisans 1100-1230

Organiser: David Atienza - EPFL, CH

Chair: Roman Hermida, UCM, ES

Co-Chair: Ayse Coskun, Boston University, US

This special session presents an overview of some of the hottest research topics towards the conception of future smart and energy-efficient datacenters. The first presentation explores the limits in the conception of highly dense datacenter infrastructures under current and future energy constraints. The second presentation presents smart energy-aware allocation techniques in virtualized datacenters to maximize the use of free cooling. The third presentation explores the limits of energy-efficient servers and resources utilization in next-generation computing systems for datacenters.

#### 1100

#### ROADMAP TOWARDS ULTIMATELY EFFICIENT ZETA-SCALE DATACENTERS

Patrick Ruch, Thomas Brunschwiler, Gerhard Ingmar Meijer, Gerd Schlottig, Stephan Paredes and Bruno Michel IBM, US

#### 1130

#### CORRELATION-AWARE VIRTUAL MACHINE ALLOCATION FOR ENERGY-EFFICIENT DATACENTERS

Jungsoo Kim<sup>1</sup>, Martino Ruggiero<sup>1</sup>, David Atienza<sup>1</sup>, and Marcel Lederberger<sup>2</sup>
<sup>1</sup>EPFL, CH, <sup>2</sup>Credit Suisse, CH

#### 1200

#### RESOURCE EFFICIENT COMPUTING FOR WAREHOUSE-SCALE DATACENTERS

Christos Kozyrakis Stanford University, US

1230

**LUNCH BREAK** 



# EMBEDDED TUTORIAL: On the Use of GP-GPUs for Accelerating Computing-Intensive EDA Applications

Room - Belle-Etoile 1100-1230

Chair: Franco Fummi, University of Verona, IT Co-Chair: Florian Letombe, SpringSoft, FR

General purpose graphics processing units (GP-GPUs) have recently been explored as a new computing paradigm for accelerating computation intensive EDA applications. Such many-core architectures have been applied for (i) accelerating both logic and fault simulation of HDL designs, (ii) accelerating simulation of such designs described both at RTL and Gate level, (iii) accelerating SystemC simulation.

This embedded tutorial presents a comprehensive analysis of the best results obtained by adopting GP-GPUs in all these EDA applications.

ON THE USE OF GP-GPUS FOR ACCELERATING LOGIC SIMULATION

Valeria Bertacco and Debapriya Chatterjee University of Michigan, US

ACCELERATING RTL SIMULATION WITH GP-GPUS: CUDA VS. OPENCL

**Nicola Bombieri and Sara Vinco** University of Verona, IT

PARALLELIZING SYSTEMC SIMULATIONS ACROSS CPUS
AND GPUS

**Hiren Patel**University of Waterloo, CA

1230 LUNCH BREAK



# Thermal Analysis and Power Optimisation Techniques

Room - Stendhal - 1100-1230

Chair: Siddharth Garg, University of Waterloo, CA Co-Chair: Yiran Chen, University of Pittsburgh, US

The circuit reliability is greatly impacted by its thermal profile and power consumption. This session starts with the power optimization and lifetime enhancements for modern VLSI circuits, followed by thermal analysis and simulation methods of 3D ICs

SUBSTITUTE-AND-SIMPLIFY: A UNIFIED DESIGN PARADIGM FOR APPROXIMATE AND QUALITY CONFIGURABLE CIRCUITS

Swagath Venkataramani, Kaushik Roy, and Anand Raghunathan Purdue University, US

1130 ENHANCING MULTICORE RELIABILITY THROUGH
WEAR COMPENSATION IN ONLINE ASSIGNMENT
AND SCHEDULING

Thidapat Chantem<sup>1</sup>, Yun Xiang<sup>2</sup>, X. Sharon Hu<sup>3</sup> and Robert P. Dick<sup>2</sup>

<sup>1</sup>Utah State University, US, <sup>2</sup>University of Michigan, US <sup>3</sup>University of Notre Dame, US

NUMANA: A HYBRID NUMERICAL AND ANALYTICAL THERMAL SIMULATOR FOR 3-D ICS

Yu-Min Lee<sup>1</sup>, Tsung-Heng Wu<sup>1</sup>, Pei-Yu Huang<sup>2</sup> and Chi-Ping Yang<sup>1</sup>

<sup>1</sup>National Chiao Tung University, TW <sup>2</sup>Industrial Technology Research Institute, TW

1215 EXPLICIT TRANSIENT THERMAL SIMULATION OF LIQUID-COOLED 3D ICS

Alain Fourmigue, Giovanni Beltrame and Gabriela Nicolescu Ecole Polytechnique Montreal, CA

#### **THURSDAY**

IPs

IP5-1, IP5-2

1230

**LUNCH BREAK** 



# Abstraction Techniques and SAT/SMT-Based Optimisations

Room - Chartreuse 1100-1230

Chair: Fahim Rahim, Atrenta, FR Co-Chair: Julian Schmaltz, Open University of the Netherlands, NL

Automatically computing abstractions of large circuits combined with powerful SAT and SMT solvers is key to the success of formal verification techniques. The papers of this session present significant improvements in abstraction techniques and SAT/SMT-based optimizations. SAT- and SMT-abstractions are guided by unsatisfiable cores. Three papers address the issue of reducing the size of interpolants generated during the construction of abstractions. The second paper proposes a new abstraction technique demonstrating a significant improvement in gate-level abstractions.

1100 GLA: GATE-LEVEL ABSTRACTION REVISITED

Alan Mishchenko<sup>1</sup>, Niklas Een<sup>1</sup>, Robert Brayton<sup>1</sup>, Jason Baumgartner<sup>2</sup>, Hari Mony<sup>2</sup> and Pradeep Nalla<sup>3</sup> <sup>1</sup>UC Berkeley, US, <sup>2</sup>IBM, US, <sup>3</sup>IBM, IN

1130 LEMMA LOCALIZATION: A PRACTICAL METHOD FOR DOWNSIZING SMT-INTERPOLANTS

Florian Pigorsch and Christoph Scholl University of Freiburg, DE

1200 CORE MINIMIZATION IN SAT-BASED ABSTRACTION

Anton Belov<sup>1</sup>, Huan Chen<sup>1</sup>, Alan Mishchenko<sup>2</sup> and Joao Marques-Silva<sup>1</sup> <sup>1</sup>University College Dublin, IE

<sup>2</sup>University College Dublin, 1E <sup>2</sup>University of California, Berkeley, US

1215 OPTIMIZATION TECHNIQUES FOR CRAIG INTERPOLANT COMPACTION IN UNBOUNDED MODEL CHECKING

Gianpiero Cabodi, Carmelo Loiacono and Danilo Vendraminetto

Politecnico di Torino, IT

IPS IP5-3, IP5-4

1230 LUNCH BREAK



# Design and Verification of Mixed-Signal Circuits

Room - Meije 1100-1230

Chair: Catherine Dehollain, EPFL, CH Co-Chair: Gunhan Dundar, Bogazici University, TR

Some key questions in mixed-signal design are low-power design, modeling, and verification. This session addresses design of low power, low-voltage sensor interfaces as well as non-linear model extraction of analogue circuits and statistical MOSFET models. On the verification front, formal verification of analogue circuits and reachability analysis of non-linear circuits are discussed.

1100

# A LOW-POWER AND LOW-VOLTAGE BBPLL-BASED SENSOR INTERFACE IN 130nm CMOS FOR WIRELESS SENSOR NETWORKS

Jelle Van Rethy, Hans Danneels, Valentijn De Smedt, Wim Dehaene and Georges Gielen KU Leuven, BE

1130

# REACHABILITY ANALYSIS OF NONLINEAR ANALOG CIRCUITS THROUGH ITERATIVE REACHABLE SET REDUCTION

**Seyed Nematollah Ahmadyan and Shohba Vasudevan** University of Illinois at Urbana-Champaign, US

1200

## FORMAL VERIFICATION OF ANALOG CIRCUIT PARAMETERS ACROSS VARIATION UTILIZING SAT

Merritt Miller and Forrest Brewer University of California, Santa Barbara, US

1215

# EXTRACTING ANALYTICAL NONLINEAR MODELS FROM ANALOG CIRCUITS BY RECURSIVE VECTOR FITTING OF TRANSFER FUNCTION TRAJECTORIES

Dimitri De Jonghe<sup>1</sup>, Dirk Deschrijver<sup>2</sup>, Tom Dhaene<sup>2</sup> and Georges Gielen<sup>1</sup> <sup>1</sup>KU Leuven, BE <sup>2</sup>University of Ghent, BE

IPs

IP5-5, IP5-6

1230

**LUNCH BREAK** 

**10.6** 

#### **On-Line Testing Techniques**

Room - Bayard 1100-1230

Chair: Cecilia Metra, University of Bologna, IT Co-Chair: Cristiana Bolchini, Politecnico Di Milano, IT

This session proposes several approaches for on-line testing and analysis of in-core components such as register files and memory sub-systems.

1100

#### ON-LINE FUNCTIONALLY UNTESTABLE FAULT IDENTIFICATION IN EMBEDDED PROCESSOR CORES

Paolo Bernardi<sup>1</sup>, Ernesto Sanchez<sup>1</sup>, Matteo Sonza Reorda<sup>1</sup>, Oscar Ballan<sup>2</sup> and Matteo Bonazza<sup>1</sup>

<sup>1</sup>Politecnico di Torino, IT, <sup>2</sup>STMicroelectronics, IT

1130

### CAPTURING VULNERABILITY VARIATIONS FOR REGISTER FILES

Xavier Vera<sup>1</sup>, Javier Carretero<sup>1</sup>, Enric Herrero<sup>1</sup>, Matteo Monchiero<sup>2</sup> and Tanausu Ramirez<sup>1</sup> <sup>1</sup>Intel. ES, <sup>2</sup>Intel. IT

1200

#### ERROR DETECTION IN TERNARY CAMS USING BLOOM FILTERS

Salvatore Pontarelli $^1$ , Marco Ottavi $^1$ , Adrian Evans $^2$  and Shi-Jie Wen $^2$ 

<sup>1</sup>University of Rome "Tor Vergata", IT, <sup>2</sup>Cisco Systems, CA,

<sup>3</sup>Cisco Systems, US

1215

## AVF-DRIVEN PARITY OPTIMIZATION FOR MBU PROTECTION OF IN-CORE MEMORY ARRAYS

Michail Maniatakos<sup>1</sup>, Maria Michael<sup>2</sup> and Yiorgos Makris<sup>3</sup> <sup>1</sup>New York University Abu Dhabi, AE

<sup>2</sup>University of Cyprus, CY <sup>3</sup>University of Texas at Dallas, US

IPs I

IP5-7, IP5-8, IP5-9

1230

**LUNCH BREAK** 



#### Embedded Software for Many-Core Architectures

Room - Les Bans 1100-1230

Chair: Oliver Bringmann, University of Tübingen, DE Co-Chair: Sébastien Le Beux, Lyon Institute of Nanotechnology, FR

This session deals with parallel programming models and scheduling. The first paper employs game theory to decentralized task migration for execution speed-up and fault tolerance. The other three papers propose parallel-programming models and scheduling approaches for software pipelines, fine-grained OpenMP, and asynchronous joining of forked tasks, respectively.

1100

#### GAME-THEORETIC ANALYSIS OF DECENTRALIZED CORE ALLOCATION SCHEMES ON MANY-CORE SYSTEMS

**Stefan Wildermann, Tobias Ziermann and Jürgen Teich** University Erlangen-Nuremberg, DE

1130

## ENABLING FINE-GRAINED OPENMP TASKING ON TIGHTLY-COUPLED SHARED MEMORY CLUSTERS

Paolo Burgio, Giuseppe Tagliavini, Andrea Marongiu and Luca Benini

University of Bologna, IT

## ARTM: A LIGHTWEIGHT FORK-JOIN FRAMEWORK FOR MANYCORE EMBEDDED SYSTEMS

Maroun Ojail, Raphaël David, Yves Lhuillier and Alexandre Guerre CEA LIST, FR

## PIPELETS: SELF-ORGANIZING SOFTWARE PIPELINES FOR MANY CORE ARCHITECTURES

**Janmartin Jahn and Jörg Henkel** Karlsruhe Institute of Technology, DE

IPs IP5-10

1230 LUNCH BREAK



# PANEL: Will 3D-IC Remain a Technology of the Future... Even in the Future?

Room - Lesdigiueres (Exhibition Theatre) 1100-1230

Organiser: Marco Casale-Rossi, Synopsys, US

Chair: Giovanni De Micheli, EPFL

Co-Chair: Marco Casale-Rossi, Synopsys, US

Panellists:

Patrick Blouet ST-Ericsson, FR Brendan Farley Xilinx, IE Anna Fontanelli Monozukuri, IT Patrick Leduc LETI, FR Dragomir Milojevic IMEC, BE Steve Smith Synopsys, US

If asked "who needs faster planes?" the vast majority of the 2.75 billion airline passengers (source: IATA 2011) would say that they do need faster planes, and that they need them right now. Still, the commercial aircrafts cruising speed has remained the same - 800 km/hour – over the last 50+ years, and after the sad end of the Concorde project, neither Airbus nor Boeing are seriously working on the topic. Along the same lines, when asked "who needs 3D-IC?", most IC designers say that they desperately need 3D-IC to keep advancing electronic products performance, whilst addressing the needs of higher bandwidth, lower cost, heterogeneous integration, and power constraints. Still, 3D-IC continues to be the technology of the future. What are the road blocks towards 3D-IC adoption? Is it process technology, foundry or OSAT commercial offering, or EDA, or the business economics that is holding 3D-IC on the ground? In the introductory presentation of this panel session, LETI Patrick Leduc will illustrate the state-of-the-art of commercial, mainstream 3D-IC. EPFL Professor Giovanni de Micheli will moderate an industry and research panel, to understand what are the key factors preventing 3D-IC from becoming the technology of today.

LUNCH BREAK

1230



# SPECIAL DAY 2 LUNCH-TIME KEYNOTE

Room - Oisans 1330-1400

1330

## SMART CITIES AND COMMUNITIES AT THE REGIONAL, NATIONAL AND EUROPEAN LEVELS

Francesco Profumo, Italian Minister of Education, University and Research and Genevieve Fioraso, French Minister for Higher Education and Research

1400

BREAK



# SPECIAL DAY 2 - HOT TOPIC: Smart Health

Room - Oisans 1400-1530

Chair: Daniela De Venuto, Politecnico di Bari, IT Co-Chair: Alberto Sangiovanni Vincentelli, University of California, Berkeley, US

The Smart Health session is about fundamental technical and scientific advances that may change radically the way healthcare is conceived today. Longer life expectation, aging, overweight and pollution are among factors that pose severe challenges to healthcare and its sustainability. Wireless devices, brain-machine interfaces, and cognitive process models may provide potential solutions to a vast array of problems involving clinical and human aspects, as well as economics and social issues. The presenters will introduce and discuss some aspects of devices and technologies that are essential in defining new approaches to healthcare and human well-being.

1400

#### DR. FRANKENSTEIN'S DREAM MADE POSSIBLE: IMPLANTED ELECTRONIC DEVICES

Daniela De Venuto<sup>1</sup> and Alberto Sangiovanni Vincentelli<sup>2</sup> <sup>1</sup>Politecnico di Bari, IT, <sup>2</sup>University of California, Berkeley, US

1420

## MANAGING HEALTH INSTEAD OF MANAGING ILLNESS - AN OPPORTUNITY FOR WIRELESS WEARABLE SENSORS

Chris Van Hoof¹ and Julien Penders² ¹IMEC, BE ¹IMEC/Holst Centrum, NL

1445

## ELECTRONIC IMPLANTS: POWER DELIVERY AND MANAGEMENT

Jacopo Olivo, Sara S. Ghoreishizadeh, Sandro Carrara and Giovanni De Micheli EPFL, CH 1510

# CYBORG INSECTS, NEURAL INTERFACES AND OTHER THINGS: BUILDING INTERFACES BETWEEN THE SYNTHETIC AND THE MULTICELLULAR

J. Van Kleef, T. Massey, P. Ledochowitsch, R. Muller, R. Tiefenauer, T. Blanche, Hirotaka Sato and Michel M. Maharabiz -University of California, Berkeley, US

1530

BREAK/IP5



#### High-Level Synthesis and Coarse-Grained Reconfigurable Architectures

Room - Belle-Etoile 1400-1530

Chair: Philippe Coussy, Universite de Bretagne-Sud, FR Co-Chair: Fadi Kurdahi, University of California Irvine, US

The first paper investigates the impact of simultaneous scheduling and binding in high-level synthesis. The second paper improves latency by performing high-level code transformation with Taylor Expansion Diagrams. The thirth paper presents a platform based on custom reconfigurable arrays for multi-processor systems exploiting instruction- and thread-level parallelism. The fourth paper proposes a high-level modelling tool chain for embedded FPGAs.

1400

## SHARE WITH CARE: A QUANTITATIVE EVALUATION OF SHARING APPROACHES IN HIGH-LEVEL SYNTHESIS

Alex Kondratyev, Luciano Lavagno, Mike Meyer and Yosinori Watanabe Cadence Design Systems, US

1430

## FPGA LATENCY OPTIMIZATION USING SYSTEM-LEVEL TRANSFORMATIONS AND DFG RESTRUCTURING

Daniel Gomez-Prado, Maciej Ciesielski and Russell Tessier University of Massachusetts, US

1445

#### A TRANSPARENT AND ENERGY AWARE RECONFIGURABLE MULTIPROCESSOR PLATFORM FOR SIMULTANEOUS ILP AND TLP EXPLOITATION Mateus Rutzig¹, Antonio Carlos Schneider Beck²

Mateus Rutzig¹, Antonio Carlos Schneider Beck¹ and Luigi Carro²

<sup>1</sup>Federal University of Santa Maria, BR <sup>2</sup>Federal University of Rio Grande do Sul, BR

1500

#### HIGH-LEVEL MODELING AND SYNTHESIS FOR EMBEDDED FPGAs

Xiaolin Chen, Shuai Li, Jochen Schleifer, Thomas Coenen, Anupam Chattopadhyay, Gerd Ascheid and Tobias Noll RWTH Aachen University, DE

TPc

IP5-11, IP5-12, IP5-13

1530

BREAK/IP5



#### **Efficient NoC Routing Mechanisms**

Room - Stendhal 1400-1530

Chair: Fabien Clermidy, CEA-LETI, FR
Co-Chair: Jose Flich, Technical University of Valencia, ES

This session proposes novel NoC routing mechanisms and policies that push the envelope of efficient SoC design. The first paper reduces latencies in deflection-based systems, while the other two focus on fault tolerance.

DEBAR: DEFLECTION BASED ADAPTIVE ROUTER WITH MINIMAL BUFFERING

John Jose, Bhawna Nayak, Kranthi Kumar and Madhu Mutyam

Indian Institute of Technology Madras, IN

CONTRASTING WAVELENGTH-ROUTED OPTICAL NOC TOPOLOGIES FOR POWER-EFFICIENT 3D-STACKED MULTICORE PROCESSORS USING PHYSICAL-LAYER ANALYSIS

Luca Ramini<sup>1</sup>, Paolo Grani<sup>2</sup>, Sandro Bartolini<sup>2</sup> and Davide Bertozzi<sup>1</sup> <sup>1</sup>University of Ferrara, IT <sup>2</sup>University of Siena, IT

TOPOLOGY AGNOSTIC FAULT-TOLERANT NOC ROUTING METHOD

Eduardo Wachter, Augusto Erichsen, Alexandre Amory and Fernando Moraes PUCRS, BR

IP5-14, IP5-15

BREAK/IP5



1530

#### System-Level Modelling for Physical Properties

Room - Chartreuse 1400-1530

Chair: Frank Oppenheimer, OFFIS, DE Co-Chair: François Pêcheux, UPMC, FR

Physical properties have a great impact on the robustness and predictable behaviour of complex micro-electronic systems, and therefore should be considered at system-level. The first paper addresses power and thermal management at the transaction level, while the last two papers present innovative analysis techniques to increase system reliability.

SYSTEM-LEVEL MODELING OF ENERGY IN TLM FOR EARLY VALIDATION OF POWER AND THERMAL MANAGEMENT

Tayeb Bouhadiba<sup>1, 2</sup>, Matthieu Moy<sup>1, 3</sup> and Florence Maraninchi<sup>1, 3</sup> <sup>1</sup>Verimag, FR, <sup>2</sup>CNRS, FR, <sup>3</sup>Grenoble INP, FR SYSTEM-LEVEL MODELING AND MICROPROCESSOR RELIABILITY ANALYSIS FOR BACKEND WEAROUT MECHANISMS

Chang-Chih Chen and Linda Milor Georgia Institute of Technology, US

AUTOMATIC SUCCESS TREE-BASED RELIABILITY
ANALYSIS FOR THE CONSIDERATION OF TRANSIENT
AND PERMANENT FAULTS

Hananeh Aliee, Michael Glaß, Felix Reimann and Jürgen Teich University of Erlangen-Nuremberg, DE

IPS IP5-16

1530 BREAK/IP5



# Energy Challenges for Multi-Core and NoC Architectures

Room - Meije 1400-1530

Chair: Alberto Garcia-Ortiz, University of Bremen, DE Co-Chair: Domenik Helms, OFFIS, DE

This session presents four papers targeting multi-core and NoCs architectures. The first paper presents models for protecting and preventing intermittent device defects. The second paper proposes a self-resetting logic repeater (SRLR) for a signaling datapath of a mesh NoC. The third paper describes how 3D technology can be used to regulate power delivery for a multi-core system. Finally, the fourth paper presents a data-path merging heat distribution aware algorithm for coarse-grained reconfigurable processors.

COMMUNICATION AND MIGRATION ENERGY AWARE DESIGN SPACE EXPLORATION FOR MULTICORE SYSTEMS WITH INTERMITTENT FAULTS

**Anup Das, Akash Kumar and Bharadwaj Veeravalli** National University of Singapore, SG

40.4FJ/BIT/MM LOW-SWING ON-CHIP SIGNALING
WITH SELF-RESETTING LOGIC REPEATERS EMBEDDED
WITHIN A MESH NOC IN 45nm SOI CMOS

Sunghyun Park, Masood Qazi, Li-Shiuan Peh and Anantha Chandrakasan MIT, US

3D RECONFIGURABLE POWER SWITCH NETWORK BY SPACE-TIME MULTIPLEXING FOR DEMAND-SUPPLY MATCHING BETWEEN ON-CHIP MULTI-OUTPUT POWER CONVERTERS AND MANY-CORE MICROPROCESSORS

Kanwen Wang<sup>1</sup>, Hao Yu<sup>1</sup>, Chun Zhang<sup>2</sup> and Benfei Wang<sup>1</sup>

<sup>1</sup>Nanyang Technological University, SG <sup>2</sup>Missouri University of Science and Technology, US

THERMAL-AWARE DATAPATH MERGING FOR COARSE-GRAINED RECONFIGURABLE PROCESSORS

> Sotirios Xydis, Gianluca Palermo and Cristina Silvano Politecnico Di Milano, IT

1530 BREAK/IP5



# Modelling and Design for Signal and Power Integrity

Room - Bayard 1400-1530

Chair: Stefano Grivet-Talocia, Politecnico di Torino, IT Co-Chair: Piero Triverio, University of Toronto, IT

This session discusses state-of-the-art approaches for modelling and design optimization of signal and power distribution networks. Advancements are illustrated on power supply pads placement based on locality and temperature-dependent electromigration, on optimized GPU implementations for capacitance extraction, jitter charaterization via incoherent undersampling and coding-based crosstalk mitigation.

PLACEMENT OPTIMIZATION OF POWER SUPPLY PADS BASED ON LOCALITY

Pingqiang Zhou, Vivek Mishra and Sachin Sapatnekar University of Minnesota, Twin Cities, US

GPU-FRIENDLY FLOATING RANDOM WALK ALGORITHM FOR CAPACITANCE EXTRACTION OF VLSI INTERCONNECTS

**Kuangya Zhai, Wenjian Yu and Hao Zhuang** Tsinghua University, CN

PERIODIC JITTER AND BOUNDED UNCORRELATED
JITTER DECOMPOSITION OF INCOHERENT
UNDERSAMPLING

Nicholas Tzou, Debesh Bhatta, Sen-Wen Hsiao and Abhijit Chatterjee Georgia Tech, US

1515 CROSSTALK AVOIDANCE CODES FOR 3D VLSI

Rajeev Kumar and Sunil Khatri Texas A&M University, US

IP IP5-17

1530 BREAK/IP5



#### **Powerful Aging**

Room - Les Bans 1400-1530

Chair: Jose Pineda de Gyvez, NXP Semiconductors, NL Co-Chair: Mehdi Tahoori, Karlsruhe Institute of Technology, DE

This session focuses on two general topics: power supply networks and transistor aging effects. The first paper proposes a methodology to more accurately select library characterization voltages to account for aging in the presence of adaptive voltage scaling. The second paper provides an efficient way to simultaneously analyze the electrical and thermal behaviour of a power grid while the third paper uses process, voltage, temperature, and aging sensors at the architecture level to improve the performance of a circuit. The fourth paper describes a new way to construct area-efficient irregular power networks.

#### 1400 IMPACT OF ADAPTIVE VOLTAGE SCALING ON AGING-AWARE SIGNOFF

Tuck-Boon Chan, Wei-Ting Chan and Andrew B. Kahng University of California at San Diego, US

# A PARALLEL FAST TRANSFORM-BASED PRECONDITIONING APPROACH FOR ELECTRICAL-THERMAL CO-SIMULATION OF POWER DELIVERY NETWORKS

Konstantis Daloukas, Alexia Marnari, Nestor Evmorfopoulos, Panagiota Tsompanopoulou and George I. Stamoulis University of Thessaly, GR

# HIERARCHICALLY FOCUSED GUARDBANDING: AN ADAPTIVE APPROACH TO MITIGATE PVT VARIATIONS AND AGING

Abbas Rahimi<sup>1</sup>, Luca Benini<sup>2</sup> and Rajesh Gupta<sup>1</sup>
<sup>1</sup>University of California, San Diego, US
<sup>2</sup>University of Bologna, IT

# 1515 EFFECTIVE POWER NETWORK PROTOTYPING VIA STATISTICAL-BASED CLUSTERING AND SEQUENTIAL LINEAR PROGRAMMING

Sean Shih-Ying Liu<sup>1</sup>, Chieh-Jui Lee<sup>1</sup>, Chuan-Chia Huang<sup>1</sup>, Hung-Ming Chen<sup>1</sup>, Chang-Tzu Lin<sup>2</sup>, Chia-Hsin Lee<sup>2</sup> <sup>1</sup>National Chiao Tung University, TW <sup>2</sup>Industrial Technology Research Institute, TW

IPS IP5-18, IP5-19

1530 BREAK/IP5

1.8

# EMBEDDED TUTORIAL: Advances in Asynchronous Logic: from Principles to GALS & NoC, Recent Industry Applications, and Commercial CAD Tools

Room - Lesdigiueres (Exhibition Theatre) 1400-1530

Organiser: Pascal Vivet, CEA-LETI, FR

Chair: Robin Wilson, STMicroelectronics, FR Co-Chair: Beigné Edith, CEA-LETI, FR

The growing variability and complexity of advanced CMOS technologies makes the physical design of clocked logic in large Systems-on-Chip more and more challenging. Asynchronous logic has been studied for many years and become an attractive solution for a broad range of applications, from massively parallel multimedia systems to systems with ultra-low power & low-noise constraints, like cryptography, energy autonomous systems, and sensor-network nodes.

#### **THURSDAY**

The objective of this embedded tutorial is to give a comprehensive and recent overview of asynchronous logic. The tutorial will cover the basic principles and advantages of asynchronous logic, some insights on new research challenges, and will present the GALS scheme as an intermediate design style with recent results in asynchronous Network-on-Chip for future Many Core architectures. Regarding industrial acceptance, recent asynchronous logic applications within the microelectronics industry will be presented, with a main focus on the commercial CAD tools available today.

ASYNCHRONOUS DESIGN PRINCIPLES, FROM INTRODUCTION TO RESEARCH CHALLENGES

Alex Yakovlev Newcastle University, UK

GALS & NOC FOR STRUCTURED SOC LEVEL
INTERCONNECTS, AND ADVANCES OF ASYNCHRONOUS
LOGIC IN THE INDUSTRY

Pascal Vivet CEA-LETI, FR

1500 INTRODUCTION TO TIEMPO ASYNCHRONOUS CIRCUIT SYNTHESIS AND DESIGN FLOW

Marc Renaudin TIEMPO, FR

1530 BREAK/IP5



#### **Interactive Presentations**

Room - Salle de Reception 1530-1600

Interactive Presentations run simulatenously during a 30-minute slot. A poster associated to the IP paper is on display throughout the afternoon. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session, prior to the actual Interactive Presentation.

IP5-1 MITIGATING DARK SILICON PROBLEMS USING SUPERLATTICE-BASED THERMOELECTRIC COOLERS

Francesco Paterna and Sherief Reda Brown University, US

RUN-TIME PROBABILISTIC DETECTION OF MISCALIBRATED THERMAL SENSORS IN MANY-CORE SYSTEMS

Jia Zhao, Shiting (Justin) Lu, Wayne Burleson and Russell Tessier University of Massachusetts, US

IP5-3 FORMAL ANALYSIS OF STEADY STATE ERRORS IN FEEDBACK CONTROL SYSTEMS USING HOL-LIGHT

Osman Hasan and Muhammad Ahmad National University of Sciences and Technology, PK

A NOVEL CONCURRENT CACHE-FRIENDLY BINARY DECISION DIAGRAM CONSTRUCTION FOR MULTI-CORE PLATFORMS

Mahmoud El-Bayoumi<sup>1</sup>, Michael Hsiao<sup>1</sup> and Mustafa ElNainay<sup>2</sup> <sup>1</sup>Virginia Tech, US <sup>2</sup>Alexanderia University, EG

## IP5-5 STATISTICAL MODELING WITH THE VIRTUAL SOURCE MOSFET MODEL

Li Yu¹, Lan Wei¹, Dimitri Antoniadis¹, Ibrahim Elfadel² and Duane Boning¹

<sup>1</sup>Massachusetts Institute of Technology, US <sup>2</sup>Masdar Institute of Science and Technology, AE

# AUTOMATIC CIRCUIT SIZING TECHNIQUE FOR THE ANALOG CIRCUITS WITH FLEXIBLE TFTS CONSIDERING PROCESS VARIATION AND BENDING EFFECTS

Yen-Lung Chen, Wan-Rong Wu, Guan-Ruei Lu and Chien-Nan Jimmy Liu National Central University, TW

## IP5-7 AN ENHANCED DOUBLE-TSV SCHEME FOR DEFECT TOLERANCE IN 3D-IC

**Hsiu-Chuan Shih and Cheng-Wen Wu** National Tsing Hua University, TW

# IP5-8 MEMPACK: AN ORDER OF MAGNITUDE REDUCTION IN THE COST, RISK, AND TIME FOR MEMORY COMPILER CERTIFICATION

Kartik Mohanram<sup>1</sup>, Matthew Wartell<sup>1</sup> and Sundar Iyer<sup>2</sup> <sup>1</sup>University of Pittsburgh, US, <sup>2</sup>Memoir Systems, US

## IP5-9 EXPLOITING REPLICATED CHECKPOINTS FOR SOFT ERROR DETECTION AND CORRECTION

Fahrettin Koc, Kenan Bozdas, Burak Karsli and Oguz Ergin

TOBB University of Economics and Technology, TR

## IP5-10 AN INTEGRATED APPROACH FOR MANAGING THE LIFETIME OF FLASH-BASED SSDs

**Sungjin Lee, Taejin Kim, Ji-Sung Park and Jihong Kim** Seoul National University, KR

## IP5-11 SCHEDULING INDEPENDENT LIVENESS ANALYSIS FOR REGISTER BINDING IN HIGH LEVEL SYNTHESIS

**Vito Giovanni Castellana and Fabrizio Ferrandi** Politecnico di Milano, IT

## FAST SHARED ON-CHIP MEMORY ARCHITECTURE FOR EFFICIENT HYBRID COMPUTING WITH CGRAS

**Jongeun Lee, Yeonghun Jeong and Sungsok Seo** UNIST, KR

#### COMPILING CONTROL-INTENSIVE LOOPS FOR CGRAS WITH STATE-BASED FULL PREDICATION

Kyuseung Han<sup>1</sup>, Jongeun Lee<sup>2</sup>, Kiyoung Choi<sup>1</sup> <sup>1</sup>Seoul National University, KR <sup>2</sup>UNIST, KR

#### FAULT-TOLERANT ROUTING ALGORITHM FOR 3D NoC USING HAMILTONIAN PATH STRATEGY

Masoumeh Ebrahimi, Masoud Daneshtalab and Juha Plosila University of Turku, FI

#### IP5-15 MODELING AND ANALYSIS OF FAULT-TOLERANT DISTRIBUTED MEMORIES FOR NETWORKS-ON-CHIP

**Abbas BanaiyanMofrad¹, Gustavo Girão² and Nikil Dutt¹** ¹University of California, Irvine, US ²Federal University of Rio Grande do Sul, BR

#### **THURSDAY**

IP5-16 HYBRID PROTOTYPING OF MULTICORE EMBEDDED SYSTEMS

Ehsan Saboori and Samar Abdi Concordia University, CA

IP5-17 LARGE-SCALE FLIP-CHIP POWER GRID REDUCTION WITH GEOMETRIC TEMPLATES

Zhuo Feng Michigan Technological University, US

A NETWORK-FLOW BASED ALGORITHM FOR POWER
DENSITY MITIGATION AT POST-PLACEMENT STAGE

Soon Ship Yang Live Bon Gue Live and Have Ming Sh

**Sean Shih-Ying Liu, Ren-Guo Luo and Hung-Ming Chen** National Chiao Tung University, TW

IP5-19 AN EFFICIENT WIRELENGTH MODEL FOR ANALYTICAL PLACEMENT

**B.N.B. Ray and Shankar Balachandran** Indian Institute of Technology, Madras, IN



#### SPECIAL DAY 2 - HOT TOPIC: Internet of Energy - Connecting Smart Mobility in the Cloud

Room - Oisans 1600-1730

Organiser: Ovidiu Vermesan, SINTEF, NO

Chair: Andrea Acquaviva, Politecnico di Torino, IT Co-Chair: Marcello Coppola, STMicroelectronics, FR

The Internet of Energy (IoE) provides an innovative concept for power distribution, energy storage, grid monitoring and communication. It will allow units of energy to be transferred when and where it is needed. Power consumption monitoring will be performed on all levels, from local individual devices up to national and international level. In this context the new smart electric mobility vehicles will be integrated in the Internet of Energy, creating new mobile ecosystems based on trust, security and convenience to mobile/contactless services and transportation applications will ensure security, mobility and convenience to consumer-centric transactions and services. This special session/workshop will provide different views on the smart mobility concepts and future electric mobility trends by addressing the interaction with the smart city environments in creating an intelligent energy network platform for sustainable transportation systems.

INTERACTIONS OF LARGE SCALE EV MOBILITY AND VIRTUAL POWER PLANTS

Randolf Mock Siemens, DE

1615 INNOVATIVE ENERGY STORAGE SOLUTIONS FOR FUTURE ELECTRO MOBILITY IN SMART CITIES

Kevin Green Qinetiq, UK

AUTOMOTIVE ETHERNET: IN-VEHICLE NETWORKING AND SMART MOBILITY

Peter Hank, Thomas Suermann and Steffen Müller NXP Semiconductors, DE

#### 1645 SMART, C

## SMART, CONNECTED AND MOBILE: ARCHITECTING FUTURE ELECTRIC MOBILITY ECOSYSTEMS

Ovidiu Vermesan, Lars-Cyril Blystad and Roy Bahr - SINTEF, NO

Reiner John - Infineon Technologies, DE Peter Hank - NXP Semiconductors, DE Alessandro Moscatelli - STMicroelectronics, IT

#### 1700

#### E-MOBILITY THE NEXT FRONTIER FOR AUTOMOTIVE INDUSTRY

Roberto Zafalon - STMicroelectronics, IT Giovanni Coppola - Enel distribuzione, IT Ovidiu Vermesan - SINTEF, NO

#### 1715

## SEMICONDUCTOR TECHNOLOGIES FOR SMART MOBILITY MANAGEMENT

Reiner John and Martin Schulz -Infineon Technologies, DE Ovidiu Vermesan - SINTEF, NO Kai Kriegel - Siemens, DE

1730

CLOSE



#### Methodologies to Improve Yield, Reliability and Security in Embedded Systems

Room - Belle-Etoile 1600-1730

Chair: Luciano Lavagno, Politecnico di Torino, IT Co-Chair: Jürgen Teich, University of Erlangen-Nuremberg, DE

The first paper in the session discusses how to selectively duplicate hardware in order to optimize yield in a binning scenario. The second paper also uses duplication and re-execution to optimize software reliability by taking error masking into account. Finally the third paper considers variable levels of security and intrusion detection, while satisfying tight performance constraints both at design and at run-time.

#### 1600

# A NEW PARADIGM FOR TRADING OFF YIELD, AREA AND PERFORMANCE TO ENHANCE PERFORMANCE PER WAFER

Yue Gao, Melvin Breuer and Yanzhi Wang University of Southern California, US

#### 1630

#### LEVERAGING VARIABLE FUNCTION RESILIENCE FOR SELECTIVE SOFTWARE RELIABILITY ON UNRELIABLE HARDWARE

Semeen Rehman, Muhammad Shafique, Pau Vilimelis Aceituno, Florian Kriebel, Jian-Jia Chen and Jörg Henkel Karlsruhe Institute of Technology, DE

#### 1700

## OPTIMIZATION OF SECURE EMBEDDED SYSTEMS WITH DYNAMIC TASK SETS

**Ke Jiang, Petru Eles, Zebo Peng** Linköping University, SE

1730

CLOSE



#### **NoC Mapping and Synthesis**

Room - Stendhal 1600-1730

Chair: Andreas Hansson, ARM, UK Co-Chair: Jaime Murillo, EPFL, CH

This session optimizes NoC performance by means of design-time algorithms. Two of the papers focus on mapping of applications on NoCs, while the third proposes new means of synthesizing efficient NoC topologies.

1600

## SHARED MEMORY AWARE MPSoC SOFTWARE DEPLOYMENT

Timo Schönwald<sup>1</sup>, Alexander Viehl<sup>1</sup>, Oliver Bringmann<sup>2</sup> and Wolfgang Rosenstiel<sup>2</sup> <sup>1</sup>Forschungszentrum Informatik, DE <sup>2</sup>Universität Tübingen, DE

1630

# FAST AND OPTIMIZED TASK ALLOCATION METHOD FOR LOW VERTICAL LINK DENSITY 3-DIMENSIONAL NETWORKS-ON-CHIP BASED MANY CORE SYSTEMS

**Haoyuan Ying¹, Thomas Hollstein² and Klaus Hofmann¹**¹Darmstadt University of Technology, DE²Tallinn University of Technology, EE

1700

#### A SPECTRAL CLUSTERING APPROACH TO APPLICATION-SPECIFIC NETWORK-ON-CHIP SYNTHESIS

Vladimir Todorov¹, Daniel Mueller-Gritschneder², Helmut Reinig¹ and Ulf Schlichtmann² ¹Intel Mobile Communications, DE ²Technische Universitaet Muenchen, DE

1730

CLOSE



#### **Emerging Logic**

Room - Chartreuse 1600-1730

Chair: Aida Todri-Sanial, CNRS-LIRMM, FR Co-Chair: Marco Ottavi, University of Rome "Tor Vegata", IT

This session contains papers on emerging logic including nanomagentic logic, graphene FETs, nano-corssbar arrays, and singleelectron transistors

1600

#### A SPICE-COMPATIBLE MODEL OF GRAPHENE NANO-RIBBON FIELD-EFFECT TRANSISTORS ENABLING CIRCUIT-LEVEL DELAY AND POWER ANALYSIS UNDER PROCESS VARIATION

Ying-Yu Chen<sup>1</sup>, Artem Rogachev<sup>1</sup>, Amit Sangai<sup>1</sup>, Giuseppe Iannaccone<sup>2</sup>, Gianluca Fiori<sup>2</sup> and Deming Chen<sup>1</sup>

<sup>1</sup>University of Illinois at Urbana-Champaign, US <sup>2</sup>University of Pisa, IT

## SYSTEMATIC DESIGN OF NANOMAGNET LOGIC CIRCUITS

Indranil Palit, Michael Niemier, Xiaobo Hu and Joshep Nahas

University of Notre Dame, US

## DEFECT-TOLERANT LOGIC HARDENING FOR CROSSBAR-BASED NANO-SYSTEMS

**Yehua Su and Wenjing Rao**University of Illinois at Chicago, US

### ON RECONFIGURABLE SINGLE-ELECTRON TRANSISTOR ARRAYS SYNTHESIS USING REORDERING TECHNIQUES

Chang-En Chiang<sup>1</sup>, Li-Fu Tang<sup>1</sup>, Chun-Yao Wang<sup>1</sup>, Ching-Yi Huang<sup>1</sup>, Yung-Chih Chen<sup>2</sup>, Suman Datta<sup>3</sup>, and Vijaykrishnan Narayanan<sup>3</sup>

<sup>1</sup>National Tsing Hua University, TW

<sup>2</sup>Yuan Ze University, TW

<sup>3</sup>Pennsylvania State University, US

1730 CLOSE

**12.5** 

#### Emerging Technology Architectures for Energy-Efficient Memories

Room - Meije 1600-1730

Chair: Marisa López-Vallejo, Universidad Politecnica Madrid, ES Co-Chair: Naehyuck Chang, Seoul National University, KR

This session presents three papers targeting energy efficiency in memory architectures. The first paper presents a new hybrid DRAM/MRAM approach, the second paper describes a sensitivity analysis to simulate SRAMs dynamic write-ability under process variations and the third one reports how domain wall memories can be used for design on-chip cache hierarchies.

1600

#### D-MRAM CACHE: ENHANCING ENERGY EFFICIENCY WITH 3T-1MTJ DRAM / MRAM HYBRID MEMORY

Hiroki Noguchi<sup>1</sup>, Kumiko Nomura<sup>1</sup>, Keiko Abe<sup>1</sup>, Shinobu Fujita<sup>1</sup>, Eishi Arima<sup>2</sup>, Kyundong Kim<sup>2</sup>, Takashi Nakada<sup>2</sup>, Shinobu Miwa<sup>2</sup> and Hiroshi Nakamura<sup>2</sup>

<sup>1</sup>Toshiba, JP <sup>2</sup>University of Tokyo, JP

1630

#### LEVERAGING SENSITIVITY ANALYSIS FOR FAST, ACCURATE ESTIMATION OF SRAM DYNAMIC WRITE Vmin

James Boley<sup>1</sup>, Vikas Chandra<sup>2</sup>, Robert Aitken<sup>2</sup> and Benton Calhoun<sup>1</sup>

<sup>1</sup>University of Virginia, US, <sup>2</sup>ARM, US

1700

#### DWM-TAPESTRI - AN ENERGY EFFICIENT ALL-SPIN CACHE USING DOMAIN WALL SHIFT BASED WRITES

Rangharajan Venkatesan, Mrigank Sharad, Kaushik Roy and Anand Raghunathan Purdue University, US

1730

CLOSE



# Clock Distribution and Analogue Circuit Synthesis

Room - Bayard 1600-1730

Chair: Tiziano Villa, University of Verona, IT Co-Chair: Georges Gielen, Katholieke Universiteit Leuven, BE

The first two papers of this session address the optimization of clock distribution. The first paper deals with clock-skew scheduling combined with clock-gating. The second paper addresses the power reduction of the clock-tree using multi-bit flip-flops. The last two papers of this session address the synthesis of analogue circuits, dealing with hierarchy, layout issues, and non-CMOS technologies.

1600 CO-SYNTHESIS OF DATA PATHS AND CLOCK CONTROL PATHS FOR MINIMUM-PERIOD CLOCK GATING

Wen-Pin Tu, Shih-Hsu Huang and Chun-Hua Cheng Chung Yuan Christian University, TW

1630 SLACK BUDGETING AND SLACK-TO-ENGTH
CONVERTING FOR MULTI-BIT FLIP-FLOP MERGING

Chia-Chieh Lu and Rung-Bin Lin Yuan Ze University, TW

AREA OPTIMIZATION ON FIXED ANALOG FLOORPLANS
USING CONVEX AREA FUNCTIONS

Ahmet Unutulmaz<sup>1</sup>, Gunhan Dundar<sup>1</sup> and Francisco Fernandez<sup>2</sup> <sup>1</sup>Bogazici University, TR, <sup>2</sup>IMSE-CNM, CSIC and University of Sevilla, ES

PAGE: PARALLEL AGILE GENETIC EXPLORATION TOWARD UTMOST PERFORMANCE FOR ANALOG CIRCUIT DESIGN

**Po-Cheng Pan, Hung-Ming Chen and Chien-Chih Lin** National Chiao Tung University, TW

CLOSE

**12.7** 

1730

#### **Physical Design**

Room - Les Bans 1600-1730

Chair: Carl Sechen, University of Texas at Dallas, US Co-Chair: Bill Swartz, InternetCAD, US

The first paper proposes solving the Lagrangian dual problem using discrete gate sizes. The second paper describes accurate metamodelling techniques applicable to IC design. The third paper suggests better wire lengths in placement are obtained using a super-linear weighting factor. The last paper shows the advantages of doing layer assignment before global routing.

FAST AND EFFICIENT LAGRANGIAN RELAXATION-BASED DISCRETE GATE SIZING

> Vinicius dos S. Livramento¹, Chrystian Guth¹, José Luís Güntzel¹ and Marcelo O. Johann² ¹Federal University of Santa Catarina, BR ²Federal University of Rio Grande do Sul, BR

#### ENHANCED METAMODELING TECHNIQUES FOR HIGH-DIMENSIONAL IC DESIGN ESTIMATION PROBLEMS

**Andrew B. Kahng, Bill Lin and Siddhartha Nath** University of California, San Diego, US

#### SUB-QUADRATIC OBJECTIVES IN QUADRATIC PLACEMENT

Markus Struzyna University of Bonn, DE

#### 1515 CATALYST: PLANNING LAYER DIRECTIVES FOR EFFECTIVE DESIGN CLOSURE

Yaoguang Wei<sup>1</sup>, Zhuo Li<sup>2</sup>, Cliff Sze<sup>2</sup>, Shiyan Hu<sup>3</sup>, Charles J. Alpert<sup>2</sup> and Sachin S. Sapatnekar<sup>1</sup> <sup>1</sup>University of Minnesota - Twin Cities, US, <sup>2</sup>IBM Austin Research Laboratory, US <sup>3</sup>Michigan Technological University, US

1730 CLOSE

EMBEDDED TUTORIAL: Closed-Loop Control for Power and Thermal Management in Multicore Processors: Formal Methods and Industrial Practice

Room - Lesdigiueres (Exhibition Theatre) 1600-1730

#### Organiser:

Ibrahim Elfadel - Masdar Institute of Science and Technology, AE

Chair: Petru Eles, Linköping University, SE Co-Chair: Jose Ayala, Complutense University of Madrid, ES

The objective of this embedded tutorial is to bring DATE attendees who are interested in low-power design for MPSoC to the forefront of the latest academic research and industrial practice in the area of closedloop control of power and temperature in MPSoC. Starting with power capping techniques based on classical control theory, the tutorial will cover the more advanced techniques of optimal control, model predictive control, and adaptive control. Practical issues such as power and thermal proxies, power and thermal sensors, and various actuation techniques will be surveyed. Furthermore, the tutorial will cover recent techniques for pro-active and reactive closed-loop temperature control for 2D and 3D MPSoC, including the handling of emerging inter-tier liquid cooling techniques. It will also address optimal power control techniques in NoC architectures, with particular attention to methods for handling multiple voltage and clock domains under variable workloads. Important emerging problems such as heterogeneity of the computational fabric and scalability of the control methods will also be discussed along with their emerging solutions.

1600

## CLOSED-LOOP CONTROL FOR POWER AND THERMAL MANAGEMENT IN MULTI-CORE PROCESSORS

Ibrahim Elfadel<sup>1</sup>, Radu Marculescu<sup>2</sup>, David Atienza<sup>3</sup>

<sup>1</sup>Masdar Institute of Science and Technology, AE

<sup>2</sup>Carnegie Mellon University, US <sup>3</sup>EPFL, CH

1730

CLOSE

#### friday workshops

**Co-Chairs: Lorena Anghel,** TIMA, FR **Cristiana Bolchini,** Politecnico di Milano, IT

The DATE Friday's Workshops initiative was first introduced in 2003 and, since then, the workshops topics have diversified and the participation has increased to over 280 researchers and designers, attending eight workshops at DATE 2012.

This initiative has now become an integral part of the conference, offering workshops on current and emerging important issues in design, test, EDA and software, to complement the regular conference programme running throughout the week. They provide a unique opportunity for the various research and design communities to spend a day discussing the latest and the best outcomes, sharing their experiences and visions.

The Friday's Workshops programme for DATE 2013 includes nine workshop themes, ranging from embedded systems to 3D integration. The broad embedded systems field, of growing interest to the DATE community, is covered by three workshops focused on embedded parallel computing platforms, platform 2012/STHORM embedded many cores accelerations, and reconfigurable computing. One workshop is focused on methods for system-level design, in particular on the integration of SystemC Design and Verification with AMS and Algorithm Design. Building on the success from the previous four years, the 3D integration workshop covers a broad spectrum of topics from technology and test to chip package and board co-design challenges. For attendees interested in the reliability and resilient design through software approaches, two workshops will discuss the lessons learned from large multiinstitutional research programs. For the first time at DATE, the workshop entitled Neuromorphic and Brain-Based Computing Systems is proposed to discuss new/emerging areas relevant to the electronic design automation community. Finally a workshop focusing on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical, Mixed-Criticality Systems (WICERT) aims at gathering a strong industrial community to discuss and evaluate new HW/SW architectures and mechanisms and safety quidelines to achieve a more cost-effective, precise, and scalable certification.

Friday's Workshops attendees should choose in advance one workshop among W1, W2, W3, W4, W5, W6, W7, W8 or W9. The workshops run from 08:15 until 17:00. The individual timetables for each workshop may vary, and for the detailed version of the workshop programmes, visit the following workshop pages.



# ESCUG 2013: ESL - Putting the Pieces Together: Integrating SystemC Design and Verification with AMS and Algorithm Design

Room - Meije 2 0830 - 1630

#### Organisers:

Axel Braun, European SystemC Users' Group & U Tuebingen, DE Wolfgang Rosenstiel, U Tuebingen, DE

**Description:** This workshop is focused on the integration of SystemC design and verification with AMS and algorithm design. It gives deep insights in how techniques may collaborate and converge. These topics gain more and more interest, because a seamless integration of all relevant design and verification techniques is crucial. Besides digital hardware design, this is substantially important for the areas of algorithm and AMS design.

0830	<b>Welcome and Opening</b> Axel Braun, European SystemC Users' Group & U Tuebingen, DE
0835	Keynote Session: Multi Physical Domain Applications Challenges: Design Flow integration Serge Scotti - STMicroelectronics, FR
0900	Design Methodology Session: Towards Co-Design of HW/SW/AMS System Christoph Grimm - TU Kaiserslautern, DE
1000	Coffee Break
1030	Virtual Prototyping Session: Virtual Prototyping for High Performance Mixed Signal Products Martin Barnasconi - NXP, NL
1130	SystemC AMS Session 1: AMS IP Handling and Simulation Karsten Einwich - Fraunhofer IIS, DE
1200	Lunch Break
1300	SystemC AMS Session 2: AMS IP Handling and Simulation Karsten Einwich - Fraunhofer IIS, DE
1400	SystemC TLM Session: Improving Timing Accuracy for TLM-LT Models Simon Hufnagel - Bosch, DE
1430	Coffee Break
1500	Town Hall Meeting Session: Interactive Discussion on "ESL Integration Experience" Axel Braun, European SystemC Users' Group

& U Tuebingen, DE Wrap-Up & Closing



#### 1st RIIF Workshop - Towards Standards for Specifying and Modeling the Reliability of Complex Electronic Systems

Room - Stendhal 0830 -1600

#### Organisers:

Adrian Evans, IRoC Technologies, FR Oliver Bringmann, FZI / Tübingen University, DE Viacheslav Izosimov, Semcon, SE

**Description:** Complex silicon devices are increasingly controlling critical systems where safety and reliability are key concerns. Silicon technology is subject to numerous failure modes which can be broadly classified into soft- error effects (due to natural radiation) and life-time effects (e.g. electro-migration, NBTI, HCI). It is necessary to consider all of these failure modes and how they propagate through the system and produce user-visible effects. There are no consistent tools or methodologies to address this problem. Current ad-hoc approaches are not able to cope with the diversity of technology failure modes, increased design sizes and the complex industrial relationships between consumers and suppliers of electronic components. RIIF (Reliability Information Interchange Format), is an initiative to develop a standard modeling approach for specifying the failure mechanisms in silicon devices and systems built using these devices. One of the main goals of the workshop is to establish the requirements for RIIF and assess the current implementation.

0830	Session 1: Opening
	<b>Introduction to the RIIF Initiative</b> Adrian Evans - iROC Technologies, FR
0850	Session 2: Processor Reliability
	Improving Server Reliability – A Front-End Design Engineering Perspective Burcin Aktan - Intel, US
0925	Reliability Availability Serviceability (RAS) of IBM POWER & Mainframe (z) Servers Michael Müller - IBM, DE
1000	Reliability Modeling Challenges – An IP Provider's Perspective Peter Harrod - ARM, UK
1030	Coffee Break
1100	Session 3: Reliability in Automotive Applications
	Reliability Modeling for Automotive

Semiconductors Göran Jerke - Bosch, DE

	FRIDAY
1120	Embedded Tutorial: Using RIIF to Model a Complex Automotive System Viacheslav Izosimov - Semcon, SE
1140	Robustness Metrics for Automotive Power Microelectronics Thomas Nirmaier - Infineon, DE
1200	Lunch Break
1300	Session 4: Modeling and Dependability
	From Component Reliability to System Dependability: A Modeling and Assessment Perspective Jean Arlat - LAAS/CNRS, FR
1325	Session 5: Panel Discussion
	Can RIIF Address The Reliability Modeling Gap? David Appello - ST, FR Jean Arlat - LAAS/CNRS, FR Michael Müller - IBM, DE Michael Nicolaidis - TIMA Laboratory, FR Göran Jerke - Bosch, DE Ulf Schlichtmann - Technische Universität München, DE
1425	Session 6: Poster Session / Coffee Break
1445	Session 7: Reliability Analysis and Optimization
	Towards Near Zero Cost of Fault Tolerance for Reliable Low Power Designs Saquib Khursheed - University of Southampton, UK
1505	System-Level Reliability Modeling for MPSoCs Thidapat Chantem - Utah State University, US
1520	Session 8: Next Steps for RIIF
	IEEE Standardization, Case Studies, Working Protocols
1550	Closing Remarks Oliver Bringmann - FZI / Tübingen University, DE



#### International Workshop on Neuromorphic and Brain-Based Computing Systems (NeuComp 2013)

Room - Oisans 0830 -1630

Organisers:

Philippe Coussy, Université de Bretagne-Sud/Lab-STICC, FR Nikil Dutt, University of California, US

Technical Program Committee Co-Chairs:

Jeff Krichmar, University of California, US

Philippe Coussy, Université de Bretagne-Sud/Lab-STICC, FR

**Description:** Biological neural systems are well known for their robust and power-efficient operation in highly noisy environments. Biological circuits are made up of low-precision, unreliable and massively parallel neural elements with highly reconfigurable and plastic connections. Two of the most interesting properties of the neural systems are its self-organizing capabilities and its template architecture. Recent research in biologically-plausible neural networks has demonstrated interesting principles about learning and neural computation. Understanding and applying these principles to practical problems is only possible if large-scale neural simulators or circuits can be constructed. This workshop will outline key modelling abstractions for the brain and focus on recent neural network models. Aspects of neuronal processing and computational issues related to modelling these processes will be discussed. Hardware and software solutions readily usable by neuroscientists and computer scientists and efficient enough to construct very large networks comparable to brain networks will be presented.

0830	Organiser(s): Nikil Dutt - University of California, US Philippe Coussy - Université de Bretagne-Sud/ Lab-STICC, FR
0835	<b>Brain: principles &amp; modeling abstractions</b> Jeff Krichmar - University of California, US
0900	Session 1
	Simulating the brain without a computer - Achievements and Challenges of Brain Inspired Computing Karlheinz Meier - Heidelberg University, DE
0930	<b>Neuromorphic Visual Systems on FPGAs</b> Vijaykrishnan Narayanan - Pennsylvania State University, US
1000	Break & Poster/demo session 1

Welcome and introduction

Session 2 1100 When neural networks meet error-correction coding: new perspectives in associative memories Claude Berrou - Telecom Bretagne / Lab-STICC, FR The emergent microconnectome of neocortical circuitry Sean Hill - INCF, US **Lunch Break** 1200 Session 3 1300 SpiNNaker: a Biologically-Inspired Massively-Parallel Architecture Steve Furber - Manchester University, UK Hierarchical event-based reconfigurable systems 1330 for cognitive neuromorphic engineering Emre Neftci and Gert Cauwenberghs - UCSD, US Break & Poster/demo session 2 1400 Session 4 1500 **UPSIDE** – Unconventional Processing of Signals for Intelligent Data Exploitation Dan Hammerstrom - DARPA, US A Scalable Analog Neuromorphic Learning System Narayan Srinivasa - HRL, US

A closed-loop neurobotic system for fine touch

Angelo Arleo - Université Pierre et Marie Curie, FR

Nikil Dutt - University of California, US Philippe Coussy - Université de Bretagne-Sud/

1600

sensing

Wrap up and close

Lab-STICC, FR



# Platform 2012 / STHORM embedded many-core acceleration

Room - Chartreuse 0830 - 1630

Organisers:

Diego Melpignano, STMicroelectronics, IT Luca Benini, STMicroelectronics and U Bologna, IT Fabien Clermidy, CEA, FR

**Description:** Platform 2012 / STHORM is a many-core embedded architecture that has been designed by STMicroelectronics and by CEA as a scalable and customizable acceleration device. A test chip in 28nm is being sampled now, featuring 69 processors in less than 20 mm2. The STHORM development environment is being used by a community of researchers that have been implementing many parallel applications, programming models and runtime solutions with it.

Opening of the workshop

0830	Diego Melpignano - STMicroelectronics, IT
0850	ST perspectives on programmable accelerators for embedded vision Éric Flamand - STMicroelectronics, FR
0920	<b>CEA vision on multicores architecture</b> <b>evolution</b> Thierry Collette - CEA, FR
0950	Coffee Break
1020	Implementation of an Accurate Canny Edge Detector on Platform 2012 Gabriela Nicolescu et al École Polytechnique de Montréal, CA
1040	An Exploration Methodology for a Customizable OpenCL Stereo-Matching Application Targeted to P2012 Vittorio Zaccaria et al Politecnico di Milano, IT
1100	Complex Embedded Vision Application
1120	FPGA mapping of STHORM, an experimental testbed for the research community Yassine Hariri - CMC Microsystems, CA Peter Stokes - CMC Microsystems, CA
1140	Leveraging HW IPs in shared memory STHORM clusters Andrea Marongiu - University of Bologna, IT
1200	Lunch + demonstrations + posters
1300	Evaluating Software Managed Memory with MapReduce Alexandra Fedorova et al Simon Fraser University, CA

	INIDA
1320	Porting Applications to Multicore Platforms: Results from the BIP & MCAPI Tool Chain for STHORM Julien Mottin - CEA, FR Marius Bozga et al VERIMAG, FR
1340	Thermal Modeling of Deep Nano-Meter Heterogeneous Many-Core Platforms David Atienza - EPFL, CH
1400	STHORM demos: Object Recognition and Face detection
1430	Coffee Break + poster sessions
1500	Run-Time Resource Management on Many-Core STHORM Platform Patrick Bellasi - Politecnico di Milano, IT
1520	Dynamic Voltage and Frequency Management under Thermal Constraints in SoC: Towards an Event-Based Approach Suzanne Lesecq et al CEA, FR
1540	<b>Supporting dataflow CAL language on STHORM</b> Marco Mattavelli - EPFL, CH
1600	Kernel Genius: a novel approach to vision code generation Thierry Lepley - STMicroelectronics, FR

Conclusions of the workshop

1620



# 3D Integration - Applications, Technology, Architecture, Design, Automation, and Test

Room - Bayard 0830 - 1640

Organisers:

Qiang Xu, The Chinese University of Hong Kong, HK Saqib Khursheed, University of Southampton, UK

**Program Co-Chairs:** 

Terrence Mak, The Chinese University of Hong Kong, HK Said Hamdioui, Delft University of Technology, NL

**Description:** 3D Integration is a promising technology for extending Moore's momentum in the next decennium, offering heterogeneous technology integration, higher transistor density, faster interconnects, and potentially lower cost and time-to-market. To produce 3D chips, new capabilities are needed: process technology, architectures, design methods and tools, and manufacturing test solutions. The goal of this Workshop is to bring together researchers, practitioners, and others interested in this exciting and rapidly evolving field, in order to update each other on the latest state-of-the-art, exchange ideas, and discuss future challenges..

Session 1: Opening 0830 Bjørn B. Larsen - NTNU, NO

Keynote Address: 3D IC Design and CAD Research: 0840 **Challenges and Opportunities** Sung Kyu Lim - Georgia Tech, US

Invited Talk: 3D IC Test Challenges and Solutions 0925 Erik Jan Marinissen - IMEC, BE

Session 2: Posters 1000

Session 3: Design, Manufacturing and Test of 3D-Ics

Moderator: Haykel Ben Jamaa - CEA-LETI, FR

Silicon Interposers with Through Silicon Vias -A Base Approach for 3D Wafer Level System Integration

Kai Zoschke, Rene Puschmann and Juergen Wolf -Fraunhofer IZM, DE Oswin Ehrmann and Klaus-Dieter Lang -Technical U of Berlin, DE

Thermal-aware Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chips Xiaohang Wang - Guangzhou Ins. of Adv. Tech., CN

Mei Yang and Yingtao Jiang - U of Nevada, US Maurizio Palesi - Kore U, IT Terrence Mak - The Chinese U of Hong Kong, HK

3D MPSoC Design Using 2D EDA tools: Analysis of **Parameters** 

> Mohamad Jabbar - GIPSA-Lab/ENSTA Paristech, FR Abir M'Zah and Omar Hammami - ENSTA Paristech, FR Dominique Houzet - GIPSA-Lab, FR

Pre-bond Test of TSVs in 3D SICs using Ring
Oscillators

Yassine Fkih - CEA, Leti/LIRMM U Montpellier II, FR Pascal Vivet - CEA-Leti, FR Bruno Rouzeyre, Marie-Lise Flottes and Giorgio Di Natale - LIRMM U Montpellier II, FR

1200 Lunch Break

Session 4: Performance, Reliability and Cost Modelling of 3D Ics

Moderator: Rishad A. Shafik - University of Bristol, UK

MoNICA: A Performance- and Thermal-Aware Floorplan Tool for Heterogeneous 3D NoC-based MPSoCs

Felipe Frantz, Lioua Labrak and Ian O'Connor -Lyon Inst. of Tech., FR da Silva Matos, Luigi Carro and Altamiro Susin -Federal U of Rio Grande do Sul, BR Fabien Clermidy - CEA-LETI, FR

Short-Circuit Current Free NEMFET Based Logic and NEMFET-MOS Hybrid 3D Memory

Marius Enachescu, Mihai Lefter, George Razvan Voicu and Sorin Cotofana - Delft U of Tech., NL

3D-COSTAR: A Cost Model for 3D Stacked Ics Mottagiallah Taouil and Said Hamdioui -

> Delft U of Tech., NL, Erik Jan Marinissen - IMEC, BE Sudipta Bhawmik - Qualcomm, US

WIOMING, a Low Power Wide IO compatible 3D circuit

Denis Dutoit, Pascal Vivet and Alexandre Valentian - CEA, FR

Coffee Break & Posters (list available online)

1500 Session 6: Invited Talk

Moderator: Denis Dutoit - CEA-LETI, FR

**3D Design Methodology - A Trifecta of Options** Steve Carlson - Cadence, US

Workshop: Session 7: Panel Discussion

Moderator: Pascal Vivet - CEA-Leti, FR

**2.5D vs 3D: Who is winning and why?**Paul Franzon - University North Carolina, US

Georg Kimmich - STEricsson, FR Juan Rey - Mentor Graphics, US Ravi Varadarajan - Atrenta, FR

1640 Close



# Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications

Room - Berlioz 0830 - 1630

**General Co-Chairs:** 

João Cardoso, Universidade do Porto, PT Cristina Silvano, Politecnico Milano, IT Dimitrios Soudris, National Technical University of Athens, GR

**Description:** Embedded computing is shifting to multi/many-core designs to boost performance due to unacceptable power consumption and operating temperature increase of fast single-core CPU's. Hence, embedded system designers are increasingly faced with several big challenges, namely: the support for a variety of concurrent applications, and the platform heterogeneity. These challenges lead to the following significant design issues:

- How can applications that exploit the underlying (parallel) architecture be written without burdening the application designer?
- What does the application designer really need to know of the underlying architecture?
- What tools are needed to efficiently map applications and what part of the mapping process should/could be automated?
- How should we design and optimize the underlying architectures?

This workshop brings together researchers and practitioners actively working on architectures, design tools, and applications for embedded parallel computing platforms to address these questions and related issues.

### **Topic Areas:**

The workshop will have three main topic areas:

- Architectures: on the most relevant problems arising during the design exploration and optimization of many/multi core architectures.
- Design tools: on the state-of-the-art of tool development, showing where we are now and the directions we need to move in.
- Applications: on the analysis, development, modification and integration of applications with respect to parallel computing platforms.

0830

### Opening Session General Co-Chairs:

João Cardoso - Universidade do Porto, PT Cristina Silvano - Politecnico Milano, IT, Dimitrios Soudris -National Technical University of Athens, GR Morning Session on Many-Core
Architectures and Compilers

Invited Talk: "Multiprocessor Systems for H.264/AVC video encoding: A platform approach" Sri Parameswaran - University of New South Wales, AU

Invited Talk: "C Compilation in the Dark Age of Many-Core Programming"

Marcel Beemster - ACE Associated Compiler Experts, NL

Coffee Break & Posters
(list available online)

Panel: Embedding High Performance Computing:
A supercomputer in your pocket or ultra low
power exaflop design?

Panel Organizer and Moderator(s): Georgi Gaydadjiev - Chalmers University of Technology, SE

Panelist(s):

Todd Austin - The University of Michigan, US John Goodacre - ARM, UK Andreas Moshovos - University of Toronto, CA Alex Ramirez - Barcelona Supercomputing Center, ES Eugenio Villar - University of Cantabria, ES

1200 Lunch Break

1400

1430

Workshop: Afternoon Session on Design Tools and Applications for Many-Core Architectures

Invited Talk: "The role of runtime system management in dynamic execution environments" Dionisios Pnevmatikatos, Technical University of Crete, GR

Coffee Break & European Projects Parallel Demos (list available online)

Panel on: "Lessons learnt from European Projects: 2PARMA, COMPLEX, DESYRE, ERA, FASTER, MADNESS, PARAPHRASE, REFLECT, SMECY and TERAFLUX"

William Fornaciari - Politecnico di Milano, IT Georgi Gaydadjiev -Chalmers University of Technology, SE Philipp A. Hartmann - OFFIS, DE Stephan Wong - TU Delft, NL Dionisios Pnevmatikatos -Technical University of Crete, GR Luigi Raffo - Università di Cagliari, IT Kevin Hammond - University of St. Andrews, UK Zlatko Petrov - Honeywell, CZ Francois Pacull - CEA, FR Roberto Giorgi - Università di Siena, IT

Design Tools and Application --Posters Session (list available online)

1630 Final Wrap up



# Reconfigurable Computing V2.0: The Next Generation of Technology, Architectures and Design Tools

Room - Les Bans 0830 - 1600

Organisers:

Diana Göhringer, KIT, DE Michael Hübner, Ruhr-U Bochum, DE

Description: Reconfigurable computing gained interest in the scientific and industrial community many years ago. It targeted the substitution of application specific integrated circuits (ASICs) by offering additional benefits, such as flexibility at design- and runtime. Since this time, various trends were followed and led to different generalizations and specializations e.g. through the offer of specific chips with more digital signal processing units or more logic cells or even embedded processors such as the Power PC 405 in Xilinx Virtex II Pro Field Programmable Gate Array (FPGA). In the meanwhile, other technologies such as Graphic Processing Units (GPUs) entered the marked and established themselves in the domain of high performance computing and nowadays also in embedded computing. However, the vendors of FPGAs continued improving the architectures, and the technology of their devices as well as the design tools and programming environments. Novel high performance architectures such as the Xilinx Zynq or Microsemi Smart Fusion, tailored for the embedded market, are some examples that the FPGA market is still growing. Virtual development platforms such as provided e.g. from Cadence enable an efficient design of complex systems without building a prototype in early stages of the development phase. Especially, this example shows how former hurdles will be bridged by introducing novel development tools for the chips which could be programmed in former times only by specialists. The introduction of novel technologies like MRAM, FRAM and also MEMRISTOR will further revolutionize the FPGA hardware and lead to a new era of reconfigurable computing.

0830	Welcome Session	
	<b>Chairs:</b> Diana Göhringer - KIT, DE, Michael Hübner - Ruhr-U Bochum, DE	
0900	Session 1: System-on-Chip FPGAs from Xilinx and Altera: Novel Architectures and Design Tools Diana Göhringer - KIT, DE	
	FPGA's Entering the Era of All Programmable SoCs Ivo Bolsens - Xilinx, US	
0945	<b>High Level Design Convergence for SoC FPGAs</b> Steven Perry - Altera, UK	
1000	Coffee Break & Poster Session	

Session 2: Flexibility with 1100 **Embedded FPGAs** 

Michael Hübner - Ruhr-U Bochum, DE

Flexible SoCs with embedded-FPGAs 1100 Laurent Rougé - Menta, FR

**Lunch Break** 1200

Session 3: Novel Architectures and 1300 **Technologies** 

Diana Göhringer - KIT, DE

SmartFusion2 for industrial and harsh environment applications

Hichem Belhadj - Microsemi, US

FPGA goes 3D 1345 Ahmed Jerraya - CEA Leti, FR

Coffee Break & Poster Session 1430

Interactive Panel 1500

Organiser:

Michael Hübner - Ruhr-U Bochum, DE

Interactive Panel

Ivo Bolsens - Xilinx, US Steven Perry - Altera, UK Laurent Rougé - Menta, FR Ahmed Jerraya - CEA Leti, FR Hichem Belhadj - Microsemi, US

**Closing Session** 1600

Diana Göhringer - KIT, DE



# Workshop on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical, Mixed-Criticality Systems (WICERT)

Room - Belle-Etoile 0830 - 1630

Organisers:

Jarkko Mäkitalo, KONE Oij Rolf Ernst, TU Braunschweig, DE Michael Paulitsch, EADS, DE Javier Díaz Alonso, University of Granada, ES Simon Brewerton, Infineon Technologies Huáscar Espinoza, TECNALIA, ES José Luis Gutiérrez Rivas, University of Granada, ES

Increased complexity of embedded systems implies high certification costs to comply with functional safety standards and regulations. The use of technologies such as for example multi-core and FPGA is particularly a challenge in mixed-criticality configurations. Mixed criticality is the concept of allowing applications at different levels of criticality to interact and co-exist on the same computational platform. In a mixed-criticality system, low-critical and high-critical applications coexist and must therefore share processing time in a safe way. Unfortunately, certification of such systems is more difficult, because it requires that even the components of less criticality be certified at the highest criticality level.

This workshop aims to present and evaluate different industry-driven approaches for reducing certification costs in safety-critical, mixed-criticality systems. In particular, WICERT will provide a platform for industrial demonstrations, thematic presentations and in-depth discussions about new HW/SW architectures and mechanisms and safety guidelines to achieve a more cost-effective, precise, and scalable certification. WICERT aims at bringing together experts, researchers, and practitioners, from diverse communities, such as safety and security engineering, certification processes, model-based technologies, software and hardware design, safety- critical systems and applications communities (aerospace, automotive, industrial manufacturing, health, etc.).

0835

**Workshop Introduction** 

Speaker: Huáscar Espinoza - TECNALIA, ES

0845

Workshop: KEYNOTE 1

MULCORS - The Use of MULticore proCessORs in airborne Systems. Project EASA.2011.0P.30. (study done for EASA: European Aviation Safety Agency)

Marc Gatti and Guy-Andre Berthon - Thales Avionics, FR

0920 Session 1: Mixed-criticality HW/SW platforms

Rolf Ernst - TU Braunschweig, DE

**Isolation of Cores** 

Claus Stellwag - Elektrobit, DE

Swapnil Gandhi and Thorsten Rosenthal - Delphi, DE

Open platform for mixed-criticality applications

Miguel Méndez - Seven Solutions, ES José Luis Gutiérrez Rivas, David Fernández García-

Valdecasas and Javier Díaz Alonso -University of Granada, ES

1000 Servosystem control for theatre stage equipment

Pavel Zemcik, Sevcovic Jiri, Michal Kajan and Josef Strnadel -

Faculty of Information Technology, CZ

Pavol Korcek - Camea, CZ

1015 Coffee Break

Session 2: Certification on aerospace, automotive and automation industries with

mixed-criticality

Uwe Kremer - TÜV, DE

Hardware and Software Support for Mixed-Criticality Multicore Systems

Glenn Farrall - Infineon, UK Claus Stellwag - Elektrobit, DE

Jonas Diemer and Rolf Ernst - TU Braunschweig, DE

IFCIMA - Incremental Functional Certification on Integrated Modular Avionics (IMA)

Franck Aimé - Thales Avionics, FR

Impact of multicore platforms in hardware and software certification

Risto Nevalainen - Spinet, FI Uwe Kremer - TÜV, DE

Oscar Slotosch - Validas, DE Dragos Truscan - Åbo Akademi, FI

Vicky Wong - SpaceSystems Finland, FI

1200 Lunch Break

1300 KEYNOTE 2

Industrial practice on mixed-criticality engineering and certification in the aerospace

industry

Ondrej Kotaba - Honeywell, CZ

### FRIDAY

1330

Session 3: Methods and tools for costeffective certification of safety critical systems Huáscar Espinoza - TECNALIA, ES

Methods and tools for reducing certification costs of mixed-criticality applications on multi-core platforms: the RECOMP approach

Paul Pop - Technical University of Denmark, DK Leonidas Tsiopoulos - Åbo Akademi, FI Sebastian Voss - fortiss, DE Oscar Slotosch - Validas, DE Christoph Ficek - Symtavision, DE Ulrik Nyman - Aalborg University, DK

Towards Model-Driven Engineering for Mixed-Criticality Systems: MultiPARTES Approach Christophe Jouvray and Cyril Grepet - Trialog, FR Salvador Trujillo - Ikerlan-IK4, ES

Multicore In Real-Time Systems – Temporal Isolation Challenges Due To Shared Resources
Ondrej Kotaba - Honeywell, CZ
Michael Paulitsch and Jan Nowotsch - EADS, DE
Stefan Petters - ISEP, PT
Henrik Theiling - SYSGO, DE

1445 Coffee Break

Demonstrators and Poster session:
Paralell demonstrators and posters
Simon Brewerton - Infineon Technologies, UK

Mixed-Critical Multi-Processor Motor Controller with Capabilities for Runtime Update of Software Simon Holmbacka - Åbo Akademi, FI José Luis Gutiérrez Rivas - University of Granada, ES Miguel Méndez - Seven Solutions, ES

RECOMP Demonstration of Mixed-Criticality Approach

Claus Stellwag - Elektrobit, DE Natalia Willey - Delphi , FR Swapnil Gandhi and Thorsten Rosenthal - Delphi , DE

**Emergency Shutdown System Demonstrator** Anton Hattendorf and Sebastian Voss - fortiss, DE

Tools for Compliance Management and Compositional Safety Assurance Alejandra Ruiz and Huáscar Espinoza - TECNALIA, ES

**Wrap Up**Javier Ruiz - University of Granada, ES



# International Workshop on Software Approaches to Resilient System Design

Room - Meije 3 0830 - 1630

Organisers:

Puneet Gupta, U California Los Angeles, US Jörg Henkel, KIT, DE Medhi Tahoori, KIT, DE

Embedded systems are integrated into our daily lives, thanks to improvement in the VLSI technology. However, this trend is facing serious challenges, both at device and system levels. At nanoscale device-level, a host of vulnerabilities influence the robustness, reliability, and availability of embedded and critical systems. At the other end of the spectrum, embedded systems are seeing a tremendous increase in software content. Whereas traditional software design paradigms have assumed that the underlying hardware is fully predictable and error-free, there is now a critical need to build a software stack that is responsive to variations, and resilient against emerging vulnerabilities in the underlying hardware.

The objective of this workshop is to bring the attention of design automation community to the multi-level reliability challenges and solutions and possible paradigm shift to consider reliability throughout the design flow, from circuit to system. In addition, this workshop tries to synchronize various existing coordinated research programs on dependability which are currently underway worldwide to deal with these challenges. The goal is to have further collaborations among these programs such that the overall design and test automation community can benefit more from their outcomes.

Section 1. Opening

0830	Session 1: Opening
	<b>Welcome Address</b> Mehdi Tahoori - KIT, DE
0845	<b>Morning Keynote Address</b> Robert Aitken - ARM, US
0930	Session 2: Variability
	Sensing and Emulating Variability Puneet Gupta - UCLA, US
1000	Variability Induced Compiler Directed Strategies Rajesh Gupta - UCSD, US
1030	Coffee Break
1100	Session 3: Thermal and Aging Effects
	Reliability of On-Chip Systems from a Thermal Perspective Jörg Henkel - KIT, DE
1130	Software Approaches for Aging Modeling and Mitigation Mehdi Tahoori - KIT, DE

### **FRIDAY**

INIDAI	
1200	Lunch Break
1300	Session 4: Cross Layer Resilience
	Cross Layer Error resilience in MIMO Systems Norbert Wehn - University of Kaiserslautern, DE
1330	Variability-Aware Memory Management in the Operating System Alex Nicolau - UCI, US
1400	Cross-layer Design of Distributed Embedded Controllers Dip Goswami - TU Munich, DE
1430	Coffee Break
1500	Session 5: System Dependability
	Exploiting Variability in Flash Memories Through Non-binary Error Correction Coding Lara Dolecek - UCLA, US
1530	Brainstorming and discussion for future collaboration Medhi Tahoori - Karlsruhe Institute of Technology, DE Puneet Gupta - University of California, Los Angeles, US
1615	Concluding Remarks



# vendor exhibition

### DATE 13 Exhibitors and Sponsors include:

Booth number		Booth number	
50th DAC	4	MADNESS	EP5
ApS Brno, Codasip	45	Mentor Graphics	
ACM SIGDA		Minalogic	54
Blue Pearl Software	10	MOSIS	7
CEA LETI	54	MunEDA	48
CimAlpes	54	Nano-Tera.ch	35
CMP	6	now publishers inc.	27
COMPLEX	EP4	OneSpin Solutions	49
Concept Engineering	28	PHARAON	EP6
CST	36	Presto Engineering	54
Design and Reuse	33	Région Rhône-Alpes	
DOCEA Power	41	RAS	
Dolphin Integration	54	SEEMPubs	EP3
ECSI		Serma Technologies	54
EDA Solutions Ltd	7	Solvertec	9
EDXACT	54	SPRINGER	31 + 32
EDAC		STMicroelectronics	
Elsip	34	Tanner EDA	7
EDAA		Target Compiler Technologies 3	
Europractice	52	ToucHMore	EP2
Grenoble Alpes Metropole		University Booth	46
Grenoble-Isère/AEPI	54	UXP	54
HiPEAC NoE	EP1	Ville de Grenoble	
IEEE		WiserBAN	EP4
Incentia	7	XYALIS	54
IFIP			

# fringe technical meetings

A number of specialist interest groups will be holding their meetings at DATE. Currently, the following meetings are scheduled but a full list of fringe meetings with description of content will be found on the DATE web portal – www.date-conference.com

Day	Time	Meeting & Contact	Room	Туре
Mon	1300-1700	Challenges in Design and Qualification for Automotive Electronics Michael Nicolaidis, Rubin Parekhji <pre>parekhji@ti.com&gt;</pre>	7 Laux 4	0pen
Mon	1900-2100	<b>EDAA PhD Forum</b> Peter Marwedel <pre><pre>peter.marwedel@tu-dortmund.de&gt;</pre></pre>	Salle de Reception	0pen
Tues	1300-1430	ETTTC Meeting Matteo Sonza Reorda <matteo.sonzareorda@polito.it></matteo.sonzareorda@polito.it>	Bayard	0pen
Tues	1830-1930	EDAA General Assembly Georges Gielen <georges.gielen@esat.kuleuven.be></georges.gielen@esat.kuleuven.be>	7 Laux 4	0pen
Tues	1830-2130	European SystemC Users Group Meeting Axel Braun <abraun@informatik.uni-tuebingen.de></abraun@informatik.uni-tuebingen.de>	Meije	0pen

# PhD forum

Monday: Room - Salle de Reception - 1900-2100

Organiser:

Peter Marwedel, TU Dortmund, DE

The ACM SIGDA / EDAA PhD forum is part of the DATE Conference and hosted by ACM SIGDA and the European Design Automation Association (EDAA). It offers the opportunity for PhD students to present their thesis work to a broad audience in the design, automation and test community from academia and industry. During the presentation at the DATE Conference, it helps students to establish contacts. Also, representatives from industry and academia get a glance of state-of-theart research in design, automation and test. The review process resulted in the selection of the PhD students listed below. We thank ACM SIGDA, EDAA, and DATE for making this Forum possible.. More information is available on the web – www.date-conference.com

# university booth demonstrations

**DATE 13** will feature the University Booth within the exhibition area at booth 46 where system and VLSI CAD tools developed in Universities and Research Institutes are demonstrated as well as circuits in their working environment. This provides an alternative and more direct way of communicating CAD research results and displaying working silicon to the interested specialists. A rotating schedule will operate throughout the three days. Access to the exhibition area is free of charge.

Please find detailed information and the online programme at the DATE website www.date-conference.com/group/exhibition/u-booth

Contacts:

Laurent Fesquet and Andreas Voerg
university-booth@date-conference.com

# exhibition programme

This is a programme of free events open to all attendees at DATE 13 in the Exhibition Theatre



# exhibition theatre

### Chair:

Juergen Haase, edacentrum, DE

In addition to the conference programme during DATE 13, there will be a presentation theatre from Tuesday 19 March to Thursday 21 March 2013. Attendees will profit from having an industry forum in the midst of of Europe's leading electronic systems design event. The theatre is located in Room Lesdiguieres which is within the exhibition hall and affords easy access for exhibition visitors as well as for conference delegates.

Like in previous years, open Special Conference Sessions from Track 8 (full details are contained in the main conference programme pages) will take place in the Exhibition Theatre. These sessions are open to conference delegates as well as to exhibition visitors and are as follows:

2.8	Hot Topic Tuesday 1130-1300  IP Subsystems: The next productivity wave?		
3.8	Hot Topic Tuesday 1430-1600 Design for Variability, Manufacturability, Reliability, and Debug: Many Faces of the Same Coin?		
8.8	Hot Topic Wednesday 1700-1830 Countering Counterfeit Attacks on Micro-Electronics		
10.8	Panel Thursday 1100-1230 Will 3D-IC Remain a Technology of the Future Even in the Future?		
11.8	Embedded Tutorial Thursday 1400-1530 Advances in Asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools		
12.8	Embedded Tutorial Thursday 1600-1730 Closed-Loop Control for Power and Thermal Management in Multi-core Processors: Formal Methods and Industrial Practice		

Additionally there will be a panel on collaboration in Europe and testimonials providing valuable experience on recent results of leading companies in application of advanced design methodologies and new tools.

Please see presented overleaf information on the panel and on the confirmed testimonials. The full programme with all the details of the exhibition sessions is available on the DATE web portal and in the Event Guide.



# **Exhibition Theatre Testimonials**

Tuesday, March 19, 1700 - 1830

Organiser/Moderator: Juergen Haase, edacentrum, DE

Speakers:

Hubert Degoirat, STMicroelectronics, FR Jack Kruppa, Infineon Technologies AG, DE Senad Durakovic, Intel Corporation, USA Axel Jantsch, ELSIP, SE

In this session industrial testimonials will offer engineers an insight into good working practices and state-of-the-art design methods of market leaders. This sessions features design centering of IO in 28nm FDSOI technology, SoC power integrity verification with focus on an alogue/mixed signal macros, data management for future SoCs and evolutionary computation for validation, testing and design automation.

1700	<b>Design Centering of IO in 28nm FDSOI Technology</b> Hubert Degoirat - STMicroelectronics, FR	
1720	Using Apache RedHawk for SoC Power Integrity Verification with Focus on Analogue/Mixed Signal Macros Jack Kruppa - Infineon Technologies AG, DE	
1740	Evolutionary Computation for Validation, Testing and Design Automation Senad Durakovic, Aktan Burcin - Intel Corporation, USA	
1800	<b>Data Managment in Future SoCs Made Easy</b> Axel Jantsch - ELSIP, SE	



### **Exhibition Theatre Session**

Wednesday, March 20, 1100 - 1230

### Silicon Europe - leading European regions join forces

Organiser: Juergen Haase, edacentrum, DE

Moderator: Thomas Reppe, Silicon Saxony, DE

Panellists:

1100

Jean Chabbal, Minalogic, FR Andreas Brüning, Silicon Saxony, DE Ben van der Zon, High Tech NL, NL Peter Simkens, DSP Valley, BE

Four of the leading European micro- and nanoelectronics regions are ioining their research, development and production expertise to form the transnational, research-driven cluster "Silicon Europe – The Leaders for Energy Efficient ICT Electronics". The cluster partners from Germany, Belgium, France and the Netherlands are linked by a common goal: They aim to secure and expand Europe's position as the world's leading center for energy efficient micro- and nanoelectronics and information and communications technology (ICT). In order to reach this goal, Silicon Saxony (Dresden/Germany), DSP Valley (Belgium), Minalogic (Grenoble/France) and High Tech NL (Eindhoven/Netherlands) are cooperating in research, development and business expertise. Together they represent about 800 research institutes and companies, which account for more than 150,000 jobs; among the companies are global market leaders such as Philips, NXP Semiconductors, GlobalFoundries, Infineon, STMicroelectronics, Schneider Electric and Thales. This makes Silicon Europe one of the largest technology clusters of the world.

Silicon Europe - Cluster Alliance for European

Micro- and Nanoelectronics Industry - Topics, Challenges, Opportunities Thomas Reppe - Coordinator, Cluster manager Silicon Saxony, DE
<b>Minalogic: from research to industry</b> Jean Chabbal - Cluster manager Minalogic, FR
Silicon Saxony - A High Tech Location of great Diversity Andreas Bruening - Board Member Silicon Saxony, DE
<b>The Dutch Semicon Cluster: a complete value chain</b> Ben van der Zon - High Tech NL, NL
DSP Valley - Region of Excellence in Embedded Signal Processing systems design Peter Simkens, Cluster manager DSP Valley, BE

# date executive committee



Enrico Macii Politecnico di Torino, IT



Vice General Chair Gerhard Fettweis TU Dresden, DE



Vice Programme Chair Luca Fanucci University of Pisa, IT



Design, Methods and Tools Chair Andy Pimentel, University of Amsterdam, NL



Test & Reliability Chair Erik Jan Marinissen IMEC, BE



**Executive Track Chair** Yervant Zorian Synopsys, US



Special Sessions Co-Chair Nicola Nicolici McMaster University, CA



Friday Workshops Co-Chair Lorena Anghel IMA, FR



**Interactive Presentations Chair** Oliver Bringmann FZI / University of Tuebingen, DE



Local Liasion **Bernard Courtois** CMP, FR



Audio Visual Co-Chair Udo Kebschull Frankfurt University, DE



**Publicity Chair** Marie-Lise Flottes LIRMM, FR



Fred Santamaria DATE, FR



Web Chair Tom Kazmierski, University of Southampton, UK



\*

**Awards Chair** Giovanni De Micheli EPFL, CH



Programme Chair Erik Jan Marinissen IMEC, BE



Past Chair Wolfgang Rosenstiel University of Tubingen, DE



Donatella Sciuto Politecnico di Milano, IT



**Applications Design Chair** David Atienza EPFL, CH



**Embedded Software Chair** 

Petru Eles



**Special Sessions Co-Chair** Zebo Peng University of Linköping, SE

University of Linköping, SE



**Tutorials Chair** Franco Fummi Universita' di Verona, IT



Friday Workshops Co-Chair Cristiana Bolchini Politecnico di Milano, IT



Special Day Chair "High-Performance Low-Power Computing" Ahmed Jerraya CEA Leti, FR



Local Arrangements and ICT Chair Salvador Mir TIMA/CNRS, FR



Audio Visual Co-Chair Jano Gebelein Frankfurt University, DE



**Exhibition Theatre Chair** Jurgen Haase edacentrum GmbH, DE



**Proceedings Chair** Jürgen Teich University of Erlangen-Nuremberg, DE



**Review Chair** Giorgio Di Natale LIRMM, FR



**European Projects Co-Chair** Andrea Acquaviva Politecnico di Torino, IT



European Projects Co-Chair Daniela Dimitrova ALaRI - USI , CH



University Booth Co-Chair Laurent Fesquet TIMA and CIME Nanotech, FR



University Booth Co-Chair Andreas Vorg, edacentrum GmbH, DE



Audit Chair Volker Duppe DATE, DE



DATE rep at DAC and DAC to DATE Norbert Wehn TU Kaiserslautern, DE



DATE representative at ASPDAC Wolfgang Nebel OFFIS, DE



ASPDAC representative at DATE Tohru Ishihara Kyoto University, JP



EDAC Liaison Robert Gardner EDA Consortium, US



EDAA Liaison Georges Gielen Katholieke Universiteit Leuven, BE



PhD Forum Chair Peter Marwedel TU Dortmund, Informatik 12, DE



Conference & Exhibition Manager Sue Menzies European Conferences, UK



Exhibition Manager Jinnie Hinderscheit ECSI, FR



Internal Account Manager Terry Wright European Conferences, UK

# date sponsors committee



Chair & EDAA Chair Georges Gielen Katholieke Universiteit Leuven, BE



Audit Chair Volker Dueppe Munich, DE

\*



IEEE Council on EDA

Donatella Sciuto

Politecnico di Milano, IT



RAS Alex Stempkovsky Russian Academy of Science, RU



ECSI Wolfgang Rosenstiel University of Tuebingen and edacentrum, DE



ACM-SIGDA Jörg Henkel Karlsruhe Institute of Technology



**EDA Consortium Robert Gardner** EDA Consortium, US

# technicăl programme topic chairs

#### System Specifications, Models and Methodologies

### Christian Haubelt

University of Rostock, DE **Dominique Borrione** TIMA Laboratory, FR

### System Design, Synthesis and Optimization

#### Jan Madsen

TU Denmark, DK Luciano Lavagno Politecnico di Torino, IT

### Simulation and Validation

#### Franco Fummi

Verona II. TI

Mark Zwolinski U of Southampton, UK

### Design of Low Power Systems

### Tudor Murgan

Intel Mobile Communications, DE Domenik Helms.

### Power Estimation and Optimisation

### Massimo Poncino.

Politecnico di Torino, IT Jian-Jia Chen

Karlsruhe Institute of Technology, DE

# Emerging Technologies, Systems and Applications

### Sanjukta Bhanja

South Florida II IIS Siddharth Garg U of Waterloo, CA

### Formal Methods and Verification

### Gianpiero Cabodi

Politecnico di Torino, IT Jason Baumgartner TBM, US

# Networks-on-Chip

Federico Angiolini iNoCs. CH Fabien Clermidy CEA-LETI, FR

### Architectural and Microarchitectural

### Laura Pozzi

Lugano U, CH Tulika Mitra

National U of Singapore, SG

### Architectural and High-Level Synthesis

### Philippe Coussy

U de Bretagne-Sud/Lab-STICC, FR Nikil Dutt

UC at Tryine, US

### Reconfigurable Computing

### Fadi Kurdahi

UC Irvine, US

×

Marco Platznei Paderhorn II DE

### Logic Synthesis and Timing Analysis

Barcelona Tech, ES Jose Monteiro

TILLishon PT

### Physical Design and Verification

### Ralph Otten

TU Findhoven, NI

Azadeh Davoodi

Wisconsin-Madison U, US

# Analogue and Mixed-Signal System and Circuits

Catherine Dehollain. EPF Lausanne, CH

Günhan Dündar Bogazici U. TR

Modeling and Design fo<u>r Signal</u>

### and Power Integrity

Stefano Grivet-Talocia Politecnico di Torino, II

Joungho Kim

### KATST, KR

### Green Computing Systems Taiana Simunic Rosing

UC San Diego, US

Ayse Kivilcim Coskum Boston U, US

### Communication, Consumer and

### Multimedia Systems Frank Kienle

TU Kaiserslautern, DF Theocharis Theocharides

U of Cyprus, CY

### ransportation, Management and **Energy Generation Systems**

#### Davide Brunelli

University of Trento, IT

Bart Vermeulen NXP Semiconductors, NL

### Medical and Healthcare Syste

### Srinivasan Murali

FPFL. CH

Martino Ruggiero

U of Bologna, IT

### Secure Systems

### Patrick Schaumont

Virginia Tech, US Guido Bertoni

ST Microelectronics, IT

# Reliable and Reconfigurable

### Jose Ayala

Complutense U of Madrid, ES

Marco Domenico Santambrogio Politecnico di Milano, TT

### Industrial Experiences Brief Papers

Ahmed Jerrava CFA Leti, FR

Roberto Zafalon ST Microelectronics, IT

### Test for Defects, Variability, and

### Bram Kruseman

NXP Semiconductors, NL Jaume Segura

U de les Illes Balears, ES

# Test Generation, Simulation and

Grzegorz Mrugalski Mentor Graphics Poland, PL Bernd Becker

U of Freiburg, DE

# Test for Mixed-Signal, Analog,

### Abhijit Chatterjee

Georgia Tech U, US Haralampos Stratigopoulos TIMA Laboratory, FR

# Test Access, Design-for-Test, Test Compression, System Test

Sybille Hellebrand Paderborn U, DE Rohit Kapu

Synopsys, CH

### On-Line Testing and Fault Tolerance

### Cecilia Metra

Bologna U, II Lorena Anghel

### TIMA Laboratory, FR

### Real-time, Networked and Dependable Systems

# Guiseppe Lipari CISTER-ISEP PT

Scuola Superiore Sant'Anna, IT Stefan Petters

# Compilers and Software Synthesis for Embedded Systems

## Edinburah U. UK

Heiko Falk IIIm II DE

# Model-Based Design and Verification for Embedded Systems

### Wang Yi

#### Unnsala II. SF Saddek Bensalem

Joseph Fourier U, FR

### Embedded Software Architectures

#### Gabriela Nicolescu Ecole Polytechnique de Montreal, CA

Oliver Bringmann

FZI Karlsruhe, DE

### Cyber-Physical Systems

### Anaruadha Annaswamy

MTT. US Anton Cervin

Lund II SE

# detailed index

Awards Ceremony	26
DATE At A Glance	12-16
DATE Executive Committee	127
DATE Party	6
Event Overview	11
Executive Sessions	7
Exhibition Theatre	124
Friday Workshops	102-122
Fringe Meetings	123
General Information	6
Interactive Presentations	6
Keynote Addresses	4, 5
PhD Forum	123
Plenary Session	26
Programme Guide	2
Secretariat Contact	11
Site Plan	132
Special Day 1: High-Performance, Low-Pov	wer Computing 8
Special Day 2: Electronic Technologies for	Smart Cities 9
Special Sessions	10
Sponsors	131
Technical Programme	26-101
Tutorials	17-25
University Booth Demonstrations	123
Vendor Exhibition	122
Venue	6
Welcome	3

# commercial sponsors











RhôneAlpes

# INSORS

# sponsors













and is organised in cooperation with:

IEEE Computer Society Test Technology Technical Council (TTTC)

IEEE Solid-State Circuits Society (SSCS)

International Federation for Information Processing (IFIP)

Design: jsb@midwestdesign.co.uk